Cost-aware synthesis of asynchronous circuits based on partial acknowledgement

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 158-163

  Zhou, Yu ^a   Sokolov, Danil ^a   Yakovlev, Alex ^a  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ACKNOWLEDGEMENT (ACK); ASYNCHRONOUS CIRCUITS; COMPUTER-AIDED DESIGN; DESIGN FLOWS; INTERNATIONAL CONFERENCES; NET LIST; REDUCTION IN AREA (RA); SOFTWARE TOOLS; SYNTHESIS (OF CHIRAL IONIC LIQUIDS); TIMING VERIFICATION;

COMPUTER SOFTWARE; DESIGN; SOFTWARE DESIGN;

COMPUTER AIDED DESIGN;

EID: 38049063843     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320080     Document Type: Conference Paper

References (21)

1. K. v. Berkel. Beware the isochronic fork. Integration, the VLSI journal, 13(2):103-128, June 1992.
2. T.-A. Chu. Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications. PhD thesis, MIT Laboratory for Computer Science, June 1987.
3. G. D.Hachtel and F. Somenzi. Logic Synthesis and Verification Algorithms. Kluwer Academic Publishers, 1996.
4. K. M. Fant and S. A. Brandt. NULL conventional logic: A complete and consistent logic for asynchronous digital circuit synthesis. In International Conference on Application-specific Systems, Architectures, and Processors, pages 261-273, 1996.
5. C. Jeong and S. M. Nowick. Optimal technology mapping and cell merger for asynchronous threshold networks. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 128-137. IEEE Computer Society Press, Mar. 2006.
6. A. Kondratyev and K. Lwin. Design of asynchronous circuits using synchronous CAD tools. IEEE Design & Test of Computers, 19(4):107-117, 2002.
7. L.Heller, W.Griffin, J.Davis, and N.Thoma. Cascode voltage switch logic: a differential CMOS logic family. In International Solid State Circuits Conference, pages 16-17, 1984.
8. M. Ligthart, K. Fant, R. Smith, A. Taubin, and A. Kondratyev. Asynchronous design using commercial HDL synthesis tools. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 114-125. IEEE Computer Society Press, Apr. 2000.
9. A. J. Martin. Programming in VLSI: From communicating processes to delay-insensitive circuits. In C. A. R. Hoare, editor, Developments in Concurrency and Communication, UT Year of Programming Series, pages 1-64. Addison-Wesley, 1990.
10. A. J. Martin. Asynchronous datapaths and the design of an asynchronous adder. Formal Methods in System Design, 1(1):119-137, July 1992.
11. K. M.Fant. Logically Determined Design - Clockless System Design with NULL Convention Logic. John Wiley & Sons, 2005.
12. G. Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994.
13. C. D. Nielsen. Evaluation of function blocks for asynchronous design. In Proc. European Design Automation Conference (EURO-DAC), pages 454-459. IEEE Computer Society Press, Sept. 1994.
14. L. Y. Rosenblum and. A. V. Yakovlev. Signal graphs: from self-timed to timed ones. In Proceedings of International Workshop on Timed Petri Nets, pages 199-207, Torino, Italy, July 1985. IEEE Computer Society Press.
15. R. Rudell. Logic Synthesis for VLSI Design. PhD thesis, U.C. Berkeley, 1989.
16. C. L. Seitz. System timing. In C. A. Mead and L. A. Conway, editors, Introduction to VLSI Systems, chapter 7. Addison-Wesley, 1980.
17. S. C. Smith, R. F. DeMara, J. S. Yuan, D. Ferguson, and D.Lamb. Optimization of null convention self-timed circuits. Journal of Systems Architecture, 37(3): 135-165, Aug. 2004.
18. S. C. Smith, R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson. Delay-insensitive gate-level pipelining. Integration, the VLSI journal, 30(2):103-131, 2001.
19. G. E. Sobelman and K. Fant. CMOS circuit design of threshold gates with hysteresis. In Proc. International Symposium on Circuits and Systems, pages 61-64, June 1998.
20. J. Sparsø and J. Staunstrup. Delay-insensitive multi-ring structures. Integration, the VLSI journal, 15(3):313-340, Oct. 1993.
21. T. E. Williams. Self-Timed Rings and then-Application to Division. PhD thesis, Stanford University, June 1991.