-
1
-
-
0031624839
-
2 Full-CMOS SRAM Cell with Aspect Ratio of 0.63 in a High-Performance 0.25 μm-Generation CMOS Technology
-
Digest of Technical Papers, June 9-11
-
2 Full-CMOS SRAM Cell with Aspect Ratio of 0.63 in a High-Performance 0.25 μm-Generation CMOS Technology," 1998 Symposium on VLSI Technology, Digest of Technical Papers, June 9-11, 1998, pp. 68-69.
-
(1998)
Symposium on VLSI Technology
, vol.1998
, pp. 68-69
-
-
Kim, K.J.1
Youn, J.M.2
Kim, S.B.3
Kim, J.H.4
Hwang, S.H.5
Kim, K.T.6
Shin, Y.S.7
-
2
-
-
17644444817
-
2 6T-SRAM Cell and Robust Hybrid-ULK/Cu Interconnects for Mobile Multimedia Applications
-
December 8-10
-
2 6T-SRAM Cell and Robust Hybrid-ULK/Cu Interconnects for Mobile Multimedia Applications," IEEE International Electron Devices Meeting, Technical Digest, December 8-10, 2003, pp. 285-288.
-
(2003)
IEEE International Electron Devices Meeting, Technical Digest
, pp. 285-288
-
-
Nakai, S.1
Kojima, M.2
Misawa, N.3
Miyajima, M.4
Asai, S.5
Inagaki, S.6
Iba, Y.7
-
3
-
-
0036663757
-
IBM eServer z900 High-Frequency Microprocessor Technology, Circuits, and Design Methodology
-
B. W. Curran, Y. H. Chan, P. T. Wu, P. J. Camprese, G. A. Northrop, R. F. Hatch, L. B. Lacey, J. P. Eckhardt, D. T. Hui, and H. H. Smith, "IBM eServer z900 High-Frequency Microprocessor Technology, Circuits, and Design Methodology," IBM J. Res. & Dev. 46, No. 4/5, pp. 631-644 (2002).
-
(2002)
IBM J. Res. & Dev
, vol.46
, Issue.4-5
, pp. 631-644
-
-
Curran, B.W.1
Chan, Y.H.2
Wu, P.T.3
Camprese, P.J.4
Northrop, G.A.5
Hatch, R.F.6
Lacey, L.B.7
Eckhardt, J.P.8
Hui, D.T.9
Smith, H.H.10
-
4
-
-
33749181684
-
A 8Kb Domino Read SRAM with Hit Logic and Parity Checkers
-
September 12-16
-
A. R. Pelella, A. D. Tuminaro, R. T. Freese, and Y. H. Chan, "A 8Kb Domino Read SRAM with Hit Logic and Parity Checkers," Proceedings of the 31st European Solid-State Circuits Conference, September 12-16, 2005, pp. 359-362.
-
(2005)
Proceedings of the 31st European Solid-State Circuits Conference
, pp. 359-362
-
-
Pelella, A.R.1
Tuminaro, A.D.2
Freese, R.T.3
Chan, Y.H.4
-
5
-
-
33947623051
-
A 5.6GHz 64kB Dual-Read Data Cache for the POWER6™ Processor
-
San Francisco, CA, February 5-9
-
J. Davis, D. Plass, P. Bunce, Y. Chan, A. Pelella, R. Joshi, A. Chen, et al., "A 5.6GHz 64kB Dual-Read Data Cache for the POWER6™ Processor," Solid-States Circuits, 2006 IEEE International Conference, Digest of Technical Papers, San Francisco, CA, February 5-9, 2006, pp. 622-623.
-
(2006)
Solid-States Circuits, 2006 IEEE International Conference, Digest of Technical Papers
, pp. 622-623
-
-
Davis, J.1
Plass, D.2
Bunce, P.3
Chan, Y.4
Pelella, A.5
Joshi, R.6
Chen, A.7
-
6
-
-
28144457882
-
The Asynchronous 24MB On-Chip Level-3 Cache for a Dual-Core Itanium®-Family Processor
-
February 6-10
-
J. Wuu, D. Weiss, C. Morganti, and M. Dreesen, "The Asynchronous 24MB On-Chip Level-3 Cache for a Dual-Core Itanium®-Family Processor," International Solid-States Conference, Digest of Technical Papers, February 6-10, 2005, pp. 488-489.
-
(2005)
International Solid-States Conference, Digest of Technical Papers
, pp. 488-489
-
-
Wuu, J.1
Weiss, D.2
Morganti, C.3
Dreesen, M.4
|