An FPGA-based accelerator for Fourier Descriptors computing for color object recognition using SVM

Journal of Real-Time Image Processing

Volumn 2, Issue 4, 2007, Pages 249-258

  Smach, Fethi ^a,b   Miteran, Johel ^a   Atri, Mohamed ^c   Dubois, Julien ^a   Abid, Mohamed ^b   Gauthier, Jean Paul ^a  

^a UNIVERSITÉ DE BOURGOGNE   (France)

^b UNIVERSITY OF SFAX   (Tunisia)

^c FACULTÉ DES SCIENCES DE MONASTIR   (Tunisia)

Author keywords

Color object recognition; Field programmable gate array (FPGA); Fourier Descriptors; SVM

Indexed keywords

FEATURE EXTRACTION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE RETRIEVAL; SUPPORT VECTOR MACHINES; SYSTEMS ANALYSIS;

COLOR OBJECT RECOGNITION; FOURIER DESCRIPTORS;

OBJECT RECOGNITION;

EID: 37449008707     PISSN: 18618200     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11554-007-0065-6     Document Type: Article

References (30)

1. Reyna Rojas, R., Houzet, R., Albenge, M.F., Esteve, D.: Implementation of the SVM neural network generalization function of for image processing. International Workshop on Computer Architecture for Machine Perception (CAMP'2000), Padova, Italy, 11-13 September 2000, pp. 147-151
2. Zhu, J., Sutton, P.: FPGA implementation of neural networks: "a survey of a decade of progress", In: Proceedings of the 13th International Conference on Field Programmable Logic and Applications (FPL 2003), Lisbon, Portugal, 2003, pp. 1062-1066
3. Yang, F., Paindavoine, M.: Implementation of a RBF neural network on embedded systems: real time face tracking and identity verification. IEEE Trans. Neural Netw. 14(5), 1162-1175 (2003)
4. Vapnik, V.: The nature of statistical learning theory. Springer, New York (1995)
5. Raj Bahadur, Y., Naveen Nishchal, K., Arun Gupta, K., Vinod Rastogi, K.: Retrieval and classification of shape-based objects using Fourier, generic Fourier, and wavelet Fourier Descriptors technique: a comparative study. Opt. Lasers Eng. 45, 695-708 (2007)
6. Javier Diaz, F., Buron, A.M., Solana, J.M.: Haar wavelet based processor scheme for image coding with low circuit complexity. Comput. Electrical Eng. 33, 109-126 (2007)
7. Gauthier, J.P., Bornard, G., Silbermann, M.: Harmonic analysis on motions groups and their homogenous spaces. IEEE Trans. Syst. Man Cybern. 21, 159-172 (1991)
8. Fonga, H.: Analyse harmonique sur les groupes et reconnaissance de formes. PhD thesis, université de Grenoble (1992)
9. Smach, F., Lemaitre, C., Mitéran, J., Gauthier, J.P., Abid, M.: Colour object recognition combining motion descriptors, zernike moments and support vector. In: Proceeding of IECON'06, IEEE, Paris-CNAM, France, 2006, pp. 3238-3242
10. Crookes, D., Benkrid, K., Bouridane, A., Alotaibi, K., Benkrid, A.: Design and implementation of a high level programming environment for FPGA-based image processing. IEE Proc. Vis. Image Signal Process. 147(4), 377-384 (2000)
11. Tahir, M.A., Bouridane, A., Kurugoullu, F.: An FPGA based coprocessor for GLCM and Haralick texture features and their application in prostate cancer classification. Analog Integr. Circuit Signal Process. 35, 205-215 (2005)
12. Nguyen, D., Halupka, D., Aarabi, P., Sheikholeslami, A.: Real-time face detection, lip feature extraction using field programmable gate arrays. IEEE Trans. Syst. Man Cybern. B Cybern. 36(4), 902-912 (2006)
13. Mukherjee, R., Jones, A., Banerjee, P.: System level synthesis of multiple ip blocks in the behavioral synthesis tool. International Conference on Parallel and Distributed Computing and Systems (PDCS), 2003
14. Guo, Z., Mitra, A., Najjar, W.: Automation of IP core interface general for reconfigurable computing. 16th International Conference on Field programmable Logic Applications (FPL 2006) Madrid, Spain, 2006
15. Mitéran J., Bouillant, S., Bourennane, E.: SVM approximation for real-time image segmentation by using an improved hyperrectangles-based method, real time imaging. Elsevier 9(3), 179-188 (2003)
16. Niyogi, P., Burges, C., Ramesh, P.: Distinctive feature detection using support vector machines. ICASSP 99, 425-428 (1999)
17. Schölkopf, B., Smola, A., Müller, K.-R., Burges, C.J.C., Vapnik, V.: Support vector methods in learning and feature extraction. Aust. J. Intell. Inf. Process. Syst. 1, 3-9 (1998)
18. http://www.columbia.edu/CAV
19. Hjelmas, E.: Face detection: a survey. Comput Vis Image Underst 83(3), 236-274 (2001). http://www.ingentaconnect.com/content/els/10773142/2001/ 00000083/00000003/art90921
20. Huang, R., Pavlovic, V., Metxas, D.N.: A hybrid face recognition method using Markov random field's. In: Proceeding of ICPR, 2004, pp. 157-160
21. ORL face database, AT&T Laboratories, Cambridge, U.K. http://www.cam-orl.co.uk/facedatabase.html
22. Martinez, A.M.: Recognition of partially occluded and/or imprecisely localized faces using probabilistic approach. In: Proceeding of IEEE Computer Vision and Pattern Recognition, CVPR'2000, pp. 712-717
23. Khotanzad, A., Yaw, H.H.: Invariant image recognition by Zernike moments. IEEE Trans. PAMI 12(5), 489-497 (1990)
24. Obrzalek, S., Matas, J.: Object recognition using local affine frames on distinguished regions. In: Electronic Proceeding of the 13th British Machine Vision Conference, University of Cardiff, 2002, pp. 113-122
25. Guo, G.D., Li, S., Chan, K.: Face recognition by support vector machines. In: Proceedings of International Conference on Automatic Face and Gesture Recognition, 2000, pp. 196-201
26. Yifeng, Q., Badawy, W.: Tutorial on an Integrated Virtual Socket Hardware-Accelerated Co-design Platform for MPEG4-Part9 ISO/IEC JTC1/SC29/WG11 M12789, Bangkok, Thailand, January 2006, pp. 3-28
27. Schumacher, P., Mattavelli, M., Chirila-Rus, A., Turney, R.: A virtual socket framework for rapid emulation of video and multimedia designs. In: Multimedia and Expo, ICME 2005, 6-8 July 2005, pp. 872-875
28. Annapolis Microsystems Inc., Annapolis WILDCARD System Reference Manual, Revision 2.6. http://www.annapmicro.com (2003)
29. Dubois, J., Mattavelli, M., Pierrefeu, L., Mitéran, J.: Configurable motion-estimation hardware accelerator module for the MPEG-4 reference hardware description platform. In: Proceeding of IEEE International Conference on Image processing (ICIP), vol. 3, Genova, 11-14 September, 2005, pp. 1040-1043
30. Kinane, A., Muresan, V., O'Connor, N.E., Murphy, N., Marlow, S.: Energy-efficient hardware architecture for variable N-point 1D DCT. In: Proceeding of PATMOS, 2004, pp. 780-788