Fast cycle-approximate MPSoC simulation based on synchronization time-point prediction

Design Automation for Embedded Systems

Volumn 11, Issue 4, 2007, Pages 223-247

  Jung, Jinyong ^a   Yoo, Sungjoo ^b   Choi, Kiyoung ^a  

^a Seoul National University   (South Korea)

^b SAMSUNG Electronics   (South Korea)

Author keywords

Cycle approximate simulation; Multiprocessor system on chip; OS model; Transaction level model

Indexed keywords

ABSTRACTING; APPROXIMATION THEORY; CODES (SYMBOLS); COMPUTER SIMULATION; PROGRAM PROCESSORS;

CYCLE-APPROXIMATE SIMULATION; MULTIPROCESSOR SYSTEM-ON-CHIP; OS MODEL; TRANSACTION-LEVEL MODEL;

SYNCHRONIZATION;

EID: 37449003394     PISSN: 09295585     EISSN: 15728080     Source Type: Journal    
DOI: 10.1007/s10617-007-9010-y     Document Type: Article

References (28)

1. ConvergenSC (2006) http://www.coware.com/products/convergensc.php
2. MaxSim (2006) http://www.arm.com/products/DevTools/MaxSim.html
3. Pasricha S (2002) Transaction level modeling of SoC with systemC 2.0. In: Synopsys user group conference (SNUG)
4. Cai L, Gajski D (2003) Transaction level modeling: an overview. In: Proceedings of the international conference on hardware/software codesign and system synthesis, pp 19-24
5. Jung J, Yoo S, Choi K (2001) Performance improvement of multi-processor systems cosimulation based on SW analysis. In: Proceedings of the design automation and test in Europe, pp 749-753
6. Xinping Z, Malik S (2002) A hierarchical modeling framework for on-chip communication architectures. In: Proceedings of the international conference on computer aided design, pp 663-670
7. Caldari M, Conti M, Coppola M, Curaba S, Pieralisi L, Turchetti C (2003) Transaction-level models for AMBA bus architecture using systemC 2.0. In: Proceedings of the design, automation and test in Europe, pp 214-219
8. Gerstlauer A, Haobo Y, Gajski D (2003) RTOS modeling for system level design. In: Proceedings of the design, automation and test in Europe, pp 31-36
9. Yoo S, Nicolescu G, Gauthier L, Jerraya A (2000) Automatic generation of fast timed simulation models for operating systems in SoC design. In: Proceedings of the design, automation and test in Europe, pp 620-627
10. Honda S, Wakabayashi T, Tomiyama H, Takada H (2004) RTOS-centric hardware/software cosimulator for embedded system design. In: Proceedings of international conference on hardware/software codesign and system synthesis, pp 158-163
11. Hassar M, Sakanushi K, Takeuchi Y, Imai M (2005) RTK-Spec TRON: a simulation model of an ITRON based RTOS kernel in SystemC. In: Proceedings of the design, automation and test in Europe, pp 554-559
12. Yoo S, Choi K (2000) Optimizing timed cosimulation by hybrid synchronization. Des Autom Embed Syst 5(2)
13. Yi Y, Kim D, Ha S (2003) Virtual synchronization technique with OS modeling for fast and time-accurate cosimulation. In: Proceedings of the international conference on hardware/software codesign and system synthesis, pp 1-6
14. Chung M, Kyung C (2006) Enhancing performance of HW/SW cosimulation and coemulation by reducing communication overhead. IEEE Trans Comput 55(2):125-136
15. Seamless CVE (2006) http://www.mentor.com/seamless
16. Vera X, Lisper B, Jingling X (2003) Data caches in multitasking hard real-time systems. In: Proceedings of the real-time systems symposium, pp 154-165
17. Li YT-S, Malik S, Wolfe A (1995) Performance estimation of embedded software with instruction cache modeling. In: Proceedings of the international conference on computer-aided design, pp 380-387
18. Portable Video Research Group. PVRG-JPEG CODEC. ftp://havefun.stanford. edu/pub/jpeg/JPEGw1.2.1.tar.Z
19. TIA/EIA-95A (1995) Mobile station-base station compatibility standard for dual-mode wideband spread spectrum cellular systems
20. ITU-T (1996) Video coding for low bitrate communication
21. Moore SK (2006) Multimedia monster. IEEE Spectr 43(1):20-23
22. Grotker T, Liao S, Martin G, Swan S (2002) System design with SystemC. Kluwer Academic, Dordrecht
23. Gajski D, Zhu J, Domer R, Gerstlauer A, Zhao S (2000) SpecC: specification language and methodology. Kluwer Academic, Dordrecht
24. Kim Y, Kim T, Kim Y, Shin C, Chung E, Choi K, Kong J, Eo S (2005) Fast and accurate transaction level modeling of an extended AMBA2.0 bus architecture. In: Proceedings of the design, automation and test in Europe, pp 138-139
25. Moussa I, Grellier T, Nguyen G (2003) Exploring SW performance using SoC transaction-level modeling. In: Proceedings of the design, automation and test in Europe, pp 120-125
26. Lee J, Park S (2005) Transaction level modeling of IEEE 802.11 system. In: Proceedings of the IEEE international symposium on circuits and systems, pp 3978-3981
27. RealView (2007) http://www.arm.com/products/DevTools/
28. Virtio (2007) http://www.virtio.com