Performance impact of unaligned memory operations in SIMD extensions for video codec applications

ISPASS 2007: IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2007, Pages 62-71

  Alvarez, Mauricio ^a   Salami, Esther ^a   Ramírez, Alex ^a,b   Valero, Mateo ^a,b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b BARCELONA SUPERCOMPUTING CENTER   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING; IMAGE CODING; PARALLEL ALGORITHMS; PROGRAM COMPILERS; VECTORS;

DATA LEVEL PARALLELISM; MEMORY ARCHITECTURE; UNALIGNED MEMORY OPERATIONS; VIDEO CODEC APPLICATIONS;

STORAGE ALLOCATION (COMPUTER);

EID: 36949024214     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2007.363737     Document Type: Conference Paper

References (29)

1. K. Diefendorff and P. Dubey, "How Multimedia Workloads Will Change Processor Design," IEEE Micro, vol. 30, no. 9, pp. 43-45, Sept 1997.
2. N. T. Slingerland and A. J. Smith., "Multimedia Instruction Sets for General Pupose Microprocessors: A Survey," UCB, Tech. Rep. CSD-00-1124, Dec. 1999.
3. T. M. Conte, P. K. Dubey, M. D. Jennings, R. B. Lee, A. Peleg, S. Rathnam, M. Schlansker, P. Song, and A. Wolfe, "Challenges to Combining General Purpose and Multimedia Processors," IEEE Computer, vol. 30, no. 12, pp. 33-37, Dec. 1997.
4. N. Slingerland and A. J. Smith, "Measuring the Performance of Multimedia Instruction Sets," IEEE Transactions on Computers, vol. 51, no. 11, pp. 1317-1332, Nov 2002.
5. J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, and T. Wedi, "Video Coding with H.264/AVC: Tools, Performance, and Complexity," IEEE Circuits and Systems Magazine, vol. 4, no. 1, pp. 7-28, Jan 2004.
6. S. Thakkar and T. Huff, "The Internet Streaming SIMD extensions," IEEE Computer, vol. 32, no. 12, pp. 26-34, Dec. 1999.
7. D. Boggs, A. Baktha, J. Hawkins, D. Marr, J. Miller, P. Roussel, R. Singhal, B. Toll, and K. S. Venkatraman, "The Microarchitecture of the Intel Pentium. 4 Processor on 90nm Techonology," Intel Technology Journal, vol. 08, no. 01, pp. 7-23, February 2004.
8. Intel Corporation, "Block-Matching In Motion Estimation Algorithms Using Streaming SIMD Extensions 3," Intel Corporation," Application Note, 2003.
9. D. Nuzman and R. Henderson, "Multi-platform auto-vectorization, " in International Symposium on Code Generation and Optimization. CGO'06, March 2006, pp. 281-294.
10. K. Diefendorff, P. Dubey, R. Hochsprung, and H. Scales, "AltiVec Extension to PowerPC Accelerates Media Processing," IEEE Micro, vol. 20, no. 2, pp. 85-95, April 2000.
11. J.-W. van de Waerdt, S. Vassfliadis, S. Das, S. Mirolo, C. Yen, B. Zhong, C. Basto, J.-P. van Itegem, D. Amirtharaj, K. Kalra, P. Rodriguez, and H. van Antwerpen, "The TM3270 Media-Processor," in MICRO 38: Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, Nov 2005, pp. 331-342.
12. Texas Instruments, "TMS320C64×/C64×+ DSP CPU and Instruction Set Reference Guide," Texas Instruments, User manual SPRU732C, 2005.
13. J. Fridman, "Data Alignment for Sub-word Parallelism, in DSP," in IEEE Workshop on Signal Processing Systems SiPS 99, Oct 1999, pp. pages 251-260.
14. IBM, "PowerPC Microprocessor Family: Vector/SIMD Multimedia Extension Technology Programming Environments Manual," IBM Corp.," User's manual, 2005.
15. A. Krall and S. Lelait, "Compilation Techniques for Multimedia Processors," Inter-national Journal of Parallel Programming, vol. 28, no. 4, pp. 347-361, Aug 2000.
16. S. Larsen and E. Witchel and S. Amarasinghe, "Techniques for Increasing and Detecting Memory Alignment," MIT Laboratory for Computer Science, Research Report MIT-LCS-TM-621, Nov. 2001.
17. A. E. Eichenberger, P. Wu, and K. O'Brien, "Vectorization for SIMD Architectures with. Alignment Constraints," in PLDI '04: Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation, June 2004, pp. 82-93.
18. I. E. G. Richardson, Video Codec Design: Developing Image and Video Compression Systems. John Wiley and Sons, 2002.
19. IBM, "IBM PowerPC 970FX RISC Microprocessor User's Manual," IBM Corp., User's manual v.1.6, Feb 2006.
20. S. K. Raman, V. Pentkovski, and J. Keshav, "Implementing Streaming SIMD Extensions on the Pentium. III Processor," IEEE Micro, vol. 20, no. 4, pp. 47-57, Aug. 2000.
21. T. Conte, K. Menezes, P. Mills, and B. Patel, "Optimization of Instruction Fetch Mechanisms for High Issue Rates," in 22nd Annual International Symposium on Computer Architecture, June 1995, pp. 333-344.
22. E. Rotenberg, J. Smith, and S. Bennett, "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching," in 29th Annual International Symposium on Computer Architecture, 1996, p. 24.
23. F. Quintana, J. Corbal, R. Espasa, and M. Valero, "Adding a Vector Unit on a Superscalar Processor," in International Conference on Supercomputing, June 1999, pp. 1-10.
24. M. Moudgill, J.-D. Wellman, and J. Moreno, "Environment for PowerPC Microarchitecture Exploration," IEEE Micro, vol. 19, no. 3, pp. 15-25, May-Jun 1999.
25. Freescale Semiconductor, "AltiVec Technology Programming Interface Manual," Freescale Semiconductor, User manual Altivecpim/D 6/1999, 1999.
26. J. M. Tendler, J. S. Dodson, J. S. F. Jr., H. Le, and B. Sinharoy, "POWER4 System. Microarchitecture," IBM Journal of Research and Development, vol. 46, no. 1, pp. 5-26, 2002.
27. "FFmpeg Multimedia System. A Solution to Record, Convert and Stream Audio and Video," 2005, http://ffmpeg.sourceforge.net.
28. M. Horowitz, A. Joch, and F. Kossentini, "H.264/AVC Baseline Profile Decoder Complexity Analyis," IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, no. 7, pp. 704-716, July 2003.
29. X. Zhou, E. Q. Li, and Y.-K. Chen, "Implementation of H.264 Decoder on General-Purpose Processors with. Media Instructions," in Proceedings of SPIE Conference on Image and Video Communications and Processing, 2003.