Reducing cache energy consumption by tag encoding in embedded processors

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2007, Pages 367-370

  Zhang, Mingming ^a   Chang, Xiaotao ^a   Zhang, Ge ^a  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

Author keywords

Cache; Embedded processors; Low power design; Tag encoding

Indexed keywords

BLOCK BUFFERING; COLUMN ACTIVATION; DATA ACCESSES; EMBEDDED PROCESSORS; LOW POWER DESIGN; TAG ENCODING;

EMBEDDED SYSTEMS; RANDOM ACCESS STORAGE; SIGNAL ENCODING;

ENERGY UTILIZATION;

EID: 36949018665     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1283780.1283860     Document Type: Conference Paper

References (17)

1. Montanaro, L: Witek, R.T.; Anne, K. et al; "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor", Solid-State Circuits, IEEE Journal of, Volume 31, Issue 11, Nov. 1996 Page(s): 1703 - 1714
2. Gowan, M.K.; Biro, L.L.; Jackson, D.B.; "Power considerations in the design of the Alpha 21264 microprocessor". Design Automation Conference, 1998. Proceedings, 15-19 Jun 1998 Page(s):726 - 731
3. Ching-Long Su; Despain, A.M.; "Cache designs for energy efficiency", System Sciences, 1995. Proceedings of the Twenty-Eighth Hawaii International Conference on, Volume 1, 3-6 Jan. 1995 Page(s):306-315 vol.1
4. Kin, J.; Munish Gupta; Mangione-Smith, W.H.; "The filter cache: an energy efficient memory structure", Microarchitecture, 1997. Proceedings. Thirtieth Annual IEEE/ACM International Symposium on, 1-3 Dec. 1997 Page(s): 184 - 193
5. Lea Hwang Lee; Moyer, B.; Arends, J.; "Instruction fetch energy reduction using loop caches for embedded applications with small tight loops", Low Power Electronics and Design, 1999. Proceedings. 1999 International Symposium on, 1999 Page(s):267 - 269
6. Chia-Lin Yang; Chicn-Hao Lee; "HotSpot Cache: Joint Temporal and Spatial Locality Exploitation for I-Cache Energy Reduction", Low Power Electronics and Design, 2004. ISLPED'04. Proceedings of the 2004 International Symposium on, 9-11 Aug. 2004 Page(s):114 - 119
7. Inoue, K.; Ishihara, T.; Murakami, K.; "Way-predicting setassociative cache for high performance and low energy consumption". Low Power Electronics and Design, 1999. Proceedings. 1999 International Symposium on, 1999 Page(s):273 - 275
8. C.Zhang, F.Vahid, J.Yang, et al. "A Way-Halting Cache for Low-Energy High-Performance Systems"IEEE Computer Architecture Letters, Vol. 2, 2003
9. Youtao Zhang; Jun Yang; "Low Cost Instruction Cache Designs for Tag Comparison Elimination", Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 2003 International Symposium on, 25-27 Aug. 2003 Page(s):266 - 269
10. Nicolacscu, D.; Vcidcnbaum, A.; Nicolau, A.; "Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors", Design, Automation and Test in Europe Conference and Exhibition, 2003, 2003 Page(s): 1064 -1068
11. Petrov, P.; Orailoglu, A.; "Tag compression for low power in dynamically customizable embedded processors", Computer-Aided Design of Integrated Circuits and Systems. IEEE Transactions on, Volumes, Issue 7, July 2004 Page(s): 1031 -1047
12. Chuanjun Zhang; Vahid, F.; Najjar, W.; "Energy Benefits of a Configurable Line Size Cache for Embedded Systems", VLSI, 2003. Proceedings. IEEE Computer Society Annual Symposium on, 20-21 Feb. 2003 Page(s):87 - 91
13. Chuanjun Zhang; Vahid, F.; Lysecky, R.; "A self-tuning cache architecture for embedded systems", Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, Volume 1, 16-20 Feb. 2004 Page(s): 142 -147 Vol. 1
14. Yen-Jen Chang; Shanq-Jang Ruan; Feipei Lai; "Design and Analysis of Low-Power Cache Using Two-Level Filter Scheme", Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, Volune 11, Issue 4, Aug. 2003 Page(s):568 - 580
15. Lee, H.-H.S.; Ballapuram, C.S.; "Energy Efficient D-TLB and Data Cache Using Semantic-Aware Multilateral Partitioning", Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 2003 International Symposium on, 25-27 Aug. 2003 Page(s):306 - 311
16. M.R.Guthaus, J.S.Ringenberg, D.Ernst, et al. "MiBench: A free, commercially representative embedded benchmark suite", Proceedings of IEEE International Workshop on Workload Characterization, Dec. 2001, pp 3-14
17. D. Burger and T. M. Austin, "The SimpleScalar tool set, version 2.0," TR-CS-1342, University of Wisconsin-Madison, June 1997.