Reducing power consumption for high-associativity data caches in embedded processors

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 1064-1068

  Nicolaescu, Dan ^a   Veidenbaum, Alex ^a   Nicolau, Alex ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSOLUTE POWER; ASSOCIATIVITY; CACHE ACCESS; EMBEDDED BENCHMARKS; EMBEDDED PROCESSORS; PROGRAM EXECUTION; SET-ASSOCIATIVE; TOTAL POWER;

DESIGN; ELECTRIC POWER UTILIZATION; EXHIBITIONS;

CACHE MEMORY;

EID: 33750930481     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253745     Document Type: Conference Paper

References (12)

1. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In ISCA, pages 83-94, 2000
2. D. Burger and T. M. Austin. The simplescalar tool set, version 2.0. Technical Report TR-97-1342, University of Wisconsin-Madison, 1997
3. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In IEEE 4th Annual Workshop on Workload Characterization, pages 83-94, 2001
4. K. Inoue, T. Ishihara, and K. Murakami. Way-predicting set-associative cache for high performance and low energy consumption. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 273-275, 1999
5. Intel. Intel XScale Microarchitecture, 2001
6. R. E. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19(2):24-36, Mar./Apr. 1999
7. A. Klaiber. The technology behind Crusoe processors. Technical report, Transmeta Corporation, january 2000
8. Motorola. MPC7450 RISC Microprocessor Family User?s Manual, 2001
9. D. Nicolaescu, A. Veidenbaum, and A. Nicolau. Reducing power consumption for high-associativity data caches in embedded processors. Technical Report TR-2002, University of California, Irvine, 2002
10. P. Shivakumar and N. P. Jouppi. Cacti 3.0: An integrated cache timing, power, and area model
11. W. Tang, A. Veidenbaum, A. Nicolau, and R. Gupta. Simultaneous way-footprint prediction and branch prediction for ener gy savings in set-associative instruction caches
12. E.Witchel, S. Larsen, C. S. Ananian, and K. A. ic. Direct addressed caches for reduced power consumption. In Proceedings of the 34th Annual International Symposium on Microa rchitecture (MICRO-34), December 2001