Sleep transistor sizing and control for resonant supply noise damping

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2007, Pages 80-85

  Gu, Jie ^a   Eom, Hanyong ^a   Kim, Chris H ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

Damping; Resonant supply noise; Sleep transistor

Indexed keywords

RESONANT SUPPLY NOISE; SLEEP TRANSISTORS;

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DAMPING; NOISE ABATEMENT;

TRANSISTORS;

EID: 36949009409     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1283780.1283798     Document Type: Conference Paper

References (10)

1. J. Tschanz, S. Narendra, Y. Ye, B. Bloechel, S. Borkar, V. De, "Dynamic-sleep transistor and body bias for active leakage power control of microprocessors", International Solid-State Circuits Conference (ISSCC), pp. 102-103, Feb. 2003.
2. K.L. Wong, T. Rahal-Arabi, M. Ma, G. Taylor, "Enhancing microprocessor immunity to power supply noise with clockdata compensation", IEEE Journal of Solid-State Circuits, Volume 41, Issue 4, pp. 749-758, Apr. 2006.
3. J. Xu, P. Hazucha, M. Huang, P. Aseron, et al., "On-die supply-resonance suppression using band-limited active damping", International Solid-State Circuits Conference (ISSCC), pp. 286-287, Feb. 2007.
4. N. NA, J. Choi, S. Chun, M. Swaminathan, J. Srinivasan, "Modeling and simulation of planes in electronic packages", IEEE Transactions on Advanced Packaging, Volume 23, Issue 3, pp. 340-352, Aug. 2000.
5. G. Ji, T. R. Arabi and G. Taylor, "Design and validation of a power supply noise reduction", IEEE Transactions on Advanced Packaging, Volume 28, Issue 3, pp. 445-448, Aug. 2005.
6. P. Larson, "Resonance and damping in CMOS circuits with on-chip decoupling capacitance", IEEE Transactions on Circuits and Systems -1: Fundamental Theory and Applications, Volume 45, No. 8, pp. 849-858, Aug. 1998.
7. Predictive Technology Model, online: http://www.eas.asu.edu/~ptm/
8. A. Ramalingam, B. Zhang, A. Devgan, D. Pan, "Sleep transistor sizing using timing criticality and temporal currents", Asian Pacific Design Automation Conference (ASP-DAC), Volume 2, pp. 1094-1097, Jan. 2005.
9. D. Chiou, S. Chen, S. Chang., C Yeh, "Timing driven power gating", Design Automation Conference, pp. 121-124, Jul. 2006.
10. T. Fischer, J. Desai, B. Doyle, S. Naffziger, B. Patella, "A 90nm variable frequency clock system for a power-managed itanium architecture processor", IEEE Journal of Solid-State Circuits, Volume 41, Issue 1, pp. 218-228, Jan. 2006.