-
1
-
-
0030735027
-
Exploiting the Third Dimension in Power Electronics Packaging
-
J. A. Ferreira, I. W. Hofsajer, and J.D. Van Wyk, "Exploiting the Third Dimension in Power Electronics Packaging," Proceedings of IEEE Applied Power Electronics Conference, 1 (1997), pp. 419-423
-
(1997)
Proceedings of IEEE Applied Power Electronics Conference
, vol.1
, pp. 419-423
-
-
Ferreira, J.A.1
Hofsajer, I.W.2
Van Wyk, J.D.3
-
3
-
-
0005345350
-
Power Chip Interconnection: From Wire bonding to Area Bonding
-
Boston, MA, September 20-22
-
X. Liu and G-Q. Lu, "Power Chip Interconnection: From Wire bonding to Area Bonding," Proceedings of the 33rd International Symposium on Microelectronics -IMAPS 2000, Boston, MA, September 20-22, 2000, pp. 264-269
-
(2000)
Proceedings of the 33rd International Symposium on Microelectronics -IMAPS 2000
, pp. 264-269
-
-
Liu, X.1
Lu, G.-Q.2
-
4
-
-
0000604658
-
MOSFETs Break Out of the Shackles of Wirebonding
-
P. Mannion, "MOSFETs Break Out of the Shackles of Wirebonding," Electronic Design, 47(6), (1999), p. 36
-
(1999)
Electronic Design
, vol.47
, Issue.6
, pp. 36
-
-
Mannion, P.1
-
5
-
-
0003269353
-
BGA MOSFETs Keep Their Cool at High Power Levels
-
A. Bindra, "BGA MOSFETs Keep Their Cool at High Power Levels," Electronic Design, 47(19) (1999), pp. 43-46
-
(1999)
Electronic Design
, vol.47
, Issue.19
, pp. 43-46
-
-
Bindra, A.1
-
6
-
-
0030268828
-
Status of silicon carbide (SiC) as a wide-bandgap semiconductor for high-temperature applications: A review
-
J. B. Casady and R. W. Johnson, "Status of silicon carbide (SiC) as a wide-bandgap semiconductor for high-temperature applications: A review," Solid-State Electronics, 39(10) (1996), pp. 1409-1422
-
(1996)
Solid-State Electronics
, vol.39
, Issue.10
, pp. 1409-1422
-
-
Casady, J.B.1
Johnson, R.W.2
-
8
-
-
0010262295
-
High Temperature Automotive Electronics: Trends and Challenges
-
Charlotte, NC, June
-
J. C. Erskine, R. G. Carter, J. A. Hearn, H. L. Fields, and J. M. Himelick, "High Temperature Automotive Electronics: Trends and Challenges," Trans. Second Int. High. Temp. Electron. Conf., Vol I, Charlotte, NC, June 1994, pp. I-9-I-17
-
(1994)
Trans. Second Int. High. Temp. Electron. Conf
, vol.1
-
-
Erskine, J.C.1
Carter, R.G.2
Hearn, J.A.3
Fields, H.L.4
Himelick, J.M.5
-
9
-
-
0025800802
-
Novel Large Area Joining Technique for Improved Power Device Performance
-
H. Schwarzbauer, "Novel Large Area Joining Technique for Improved Power Device Performance," IEEE Transactions on Industrial Applications 27(1) (1991), pp. 93-95
-
(1991)
IEEE Transactions on Industrial Applications
, vol.27
, Issue.1
, pp. 93-95
-
-
Schwarzbauer, H.1
-
10
-
-
4244129617
-
Method of Securing Electronic Components to a Substrate,
-
US Patent 4 810 672: Siemens Aktiengesellschaft Berlin and Munich, DE, 1989
-
H. Schwarzhauer, "Method of Securing Electronic Components to a Substrate," US Patent 4 810 672: Siemens Aktiengesellschaft (Berlin and Munich, DE), 1989
-
-
-
Schwarzhauer, H.1
-
11
-
-
0036826433
-
Pressure-Assisted Low-Temperature Sintering of Silver Paste as an Alternative Die-Attach Solution to Solder Reflow
-
Z. Zhang and G-Q. Lu, "Pressure-Assisted Low-Temperature Sintering of Silver Paste as an Alternative Die-Attach Solution to Solder Reflow," IEEE Transactions on Electronics Packaging Manufacturing, 23(4) (2002) pp. 279-283
-
(2002)
IEEE Transactions on Electronics Packaging Manufacturing
, vol.23
, Issue.4
, pp. 279-283
-
-
Zhang, Z.1
Lu, G.-Q.2
-
12
-
-
3042700249
-
-
Z. Zhang, J. N. Calata, J. G; Bai and G-Q. Lu, Nanoscale Silver Sintering for High-Temperature Packaging of Semiconductor Devices, Proc. 2004 TMS Annual Meeting & Exhibition, Charlotte, NC, March 14-18, 2004, pp. 129-135
-
Z. Zhang, J. N. Calata, J. G; Bai and G-Q. Lu, "Nanoscale Silver Sintering for High-Temperature Packaging of Semiconductor Devices," Proc. 2004 TMS Annual Meeting & Exhibition, Charlotte, NC, March 14-18, 2004, pp. 129-135
-
-
-
-
13
-
-
33748585230
-
Low-Temperature Sintered Nanoscale Silver as a Novel Semiconductor Device-Metallized Substrate Interconnect Material
-
J. G. Bai, Z. Zhang, J. N. Calata, and G-Q. Lu, "Low-Temperature Sintered Nanoscale Silver as a Novel Semiconductor Device-Metallized Substrate Interconnect Material," IEEE Transactions on Components and Packaging Technologies, 29(3) (2006), pp. 589-593
-
(2006)
IEEE Transactions on Components and Packaging Technologies
, vol.29
, Issue.3
, pp. 589-593
-
-
Bai, J.G.1
Zhang, Z.2
Calata, J.N.3
Lu, G.-Q.4
|