A reconfigurable platform for real-time embedded video image processing

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 606-615

  Sedcole, N P ^a   Cheung, P Y K ^a   Constantinides, G A ^a   Luk, W ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTER GRAPHICS; DATA TRANSFER; EMBEDDED SYSTEMS; ENERGY EFFICIENCY; MULTIMEDIA SYSTEMS; RECONFIGURABLE ARCHITECTURES; REUSABILITY; VIDEO SIGNAL PROCESSING;

COMMUNICATION INFRASTRUCTURE; DESIGN PRODUCTIVITY; DIGITAL VIDEO CAPTURE; INTEGRATED IMAGES; RECONFIGURABLE COMPUTING; RECONFIGURABLE PLAT-FORMS; VIDEO IMAGE PROCESSING; VIDEO RESOLUTIONS;

IMAGE PROCESSING;

EID: 35248895399     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_59     Document Type: Article

References (16)

1. Haynes, S.D., Stone, J., Cheung, P.Y.K., Luk, W.: Video image processing with the Sonic architecture. IEEE Computer 33 (2000) 50-57
2. Soudris, D., Zervas, N.D., Argyriou, A., Dasygenis, M., Tatas, K., Goutis, C., Thanailakis, A.: Data-reuse and parallel embedded architectures for low-power, real-time multimedia applications. In: International Workshop - Power and Timing Modeling, Optimization and Simulation. (2000)
3. Arnold, J.M., Buell, D.A., Hoang, D.T., Pryor, D.V., Shirazi, N., Thistle, M.R.: The Splash 2 processor and applications. In: IEEE International Conference on Computer Design: VLSI in Computers and Processors. (1993)
4. Vuillemin, J.E., Bertin, P., Roncin, D., Shand, M., Touati, H.H., Boucard, P.: Programmable active memories: Reconfigurable systems come of age. IEEE Transactions on VLSI Systems 4 (1996) 56-69
5. Athanas, P.M., Abbott, A.L.: Real-time image processing on a custom computing platform. IEEE Computer 28 (1995) 16-24
6. Callahan, T.J., Hauser, J.R., Wawrzynek, J.: The Garp architecture and C compiler. IEEE Computer 33 (2000) 62-69
7. Ebeling, C., Cronquist, D.C., Franklin, P.: RaPiD - Reconfigurable Pipelined Datapath. In: Field-Programmable Logic and Applications. (1996)
8. Goldstein, S.C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Taylor, R.R.: PipeRench: A reconfigurable architecture and compiler. IEEE Computer 33 (2000) 70-77
9. Waingold, E., Taylor, M., Srikrishna, D., Sarkar, V., Lee, W., Lee, V., Kim, J., Frank, M., Finch, P., Barua, R., Babb, J., Amarasinghe, S., Agarwal, A.: Baring it all to software: RAW machines. IEEE Computer 30 (1997) 86-93
10. Wirthlin, M.J., Hutchings, B.L.: A dynamic instruction set computer. In: IEEE Symposium on FPGAs for Custom Computing Machines. (1995)
11. Horta, E.L., Lockwood, J.W., Taylor, D.E., Parlour, D.: Dynamic hardware plugins in an FPGA with partial run-time reconfiguration. In: Design Automation Conference. (2002)
12. Dyer, M., Plessl, C., Platzner, M.: Partially reconfigurable cores for Xilinx Virtex. In: Field-Programmable Logic and Applications. (2002)
13. Kalte, H., Langen, D., Vonnahme, E., Brinkmann, A., Rückert, U.: Dynamically reconfigurable system-on-programmable-chip. In: Euromicro Workshop on Parallel, Distributed and Network-based Processing. (2002)
14. Benini, L., De Micheli, G.: Networks on chips: A new SoC paradigm. IEEE Computer 35 (2002) 70-78
15. Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Design Automation Conference. (2001)
16. Haynes, S.D., Epsom, H.G., Cooper, R.J., McAlpine, P.L.: UltraSONIC: a reconfigurable architecture for video image processing. In: Field-Programmable Logic and Applications. (2002)