"Look It Up" or "Do the Math": An energy, area, and timing analysis of instruction reuse and memoization

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3164, Issue , 2004, Pages 101-116

  Citron, Daniel ^a   Feitelson, Dror G ^b  

^a UNIVERSITY OF HAIFA   (Israel)

^b HEBREW UNIVERSITY OF JERUSALEM   (Israel)

Author keywords

Area; Energy; Lookup; Memoization; Reuse

Indexed keywords

COMPUTER SOFTWARE REUSABILITY; ENERGY UTILIZATION; TIMING CIRCUITS; POWER MANAGEMENT; TABLE LOOKUP;

AREA; ENERGY; ENERGY ANALYSIS; INSTRUCTION REUSE; LOOKUPS; MEMOIZATION; ON CHIPS; RE-EXECUTION; REUSE; TIMING ANALYSIS;

TABLE LOOKUP; COMPUTER SOFTWARE REUSABILITY;

EID: 35048899210     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: None     Document Type: Article

References (23)

1. O'Connell, F., White, S.: POWERS: the next generation of PowerPC processors. IBM Journal of Research and Development 44 (2000) 873-884
2. Vetter, S., et al.: The POWER4 Processor Introduction and Tuning Guide. IBM. (2001)
3. Intel Corporation: (Differences in Optimizing for the Pentium 4 Processor vs. the Pentium III Processor)
4. Intel Corporation: IA-32 Intel® Architecture Optimization Reference Manual. (2003)
5. (http://www.sun.com/processors/UltraSPARC-II/details.html)
6. Sun Microsystems: UltraSPARC III User Manual. 2.2 edn. (2003)
7. Sodani, A., Sohi, G.: Dynamic Instruction Reuse. In: Proceedings of the 24th International Symposium on Computer Architecture. (1997)
8. Citron, D., Feitelson, D., Rudolph, L.: Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units. In: Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operationg Systems. (1998) 252-261
9. Richardson, S.: Exploiting Trivial and Redundant Computation. In: Proceedings of the 11th Symposium on Computer Arithmetic. (1993) 220-227
10. Molina, C., González, A., Tubella, J.: Dynamic Removal of Redundant Computations. In: Proceedings of the 1999 International Conference on Supercomputing. (1999) 474-481
11. Azam, M., Franzon, P., Liu, W.: Low Power Data Processing by Elimination of Redundant Computations. In: Proceedings of the 7th International Symposium on Low Power Electronics and Design. (1997) 259-264
12. Citron, D., Feitelson, D.: Revisiting Instruction Level Reuse. In: Proceedings of the 1st Workshop on Duplicating, Deconstructing, and Debunking. (2002) 62-70
13. Tendler, J.M., Dodson, J.S., J. S. Fields, J., Le, H., Sinharoy, B.: POWER4 system microarchitecture. IBM Journal of Research and Development 46 (2002) 5-26
14. Moudgill, M., Wellman, J., Moreno, J.: Environment for PowerPC Microarchitecture Exploration. IEEE Micro 19 (1999) 15-25
15. KleinOsowski, A., Lilja, D.J.: MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research. Computer Architecture Letters 1 (2002)
16. Yi, J., Lilja, D.: An Analysis of the Amount of Global Level Redundant Computation in the SPEC 95 and SPEC 2000 Benchmarks. In: Proceedings of the 4th Annual Workshop on Workload Characterization. (2001)
17. Jain, R.: The Art of Computer Systems Performance Analysis. Wiley Professional Computing (1992)
18. Shivakumar, P., Jouppi, N.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Technical report, Compaq: Western Research Laboratory (2001)
19. Yi, J., Lilja, D.: Improving Processor Performance by Simplifying and Bypassing Trivial Computations. In: Proceedings of the 20th International Conference on Computer Design. (2002)
20. Jacobsen, E., Rotenberg, E., Smith, J.: Assigning Confidence to Conditional Branch Predictions. In: Proceedings of the 29th International Symposium on Microarchitecture. (1996) 142-152
21. Burtscher, M., Zorn, B.G.: Prediction Outcome History-based Confidence Estimation for Load Value Prediction. Journal of Instruction-Level Parallelism 1 (1999)
22. Brooks, D., Bose, P., Srinivasan, V, Gschwind, M.K., Emma, P.O., Rosenfield, M.G.: New methodology for early-stage microarchitecture-level power-performance analysis of microprocessors. IBM Journal of Research and Development 47 (2003) 653-670
23. Connors, D., mei Hwu, W.: Compiler-Directed Dynamic Computation Reuse: Rationale and Initial Results. In: Proceedings of the 32nd International Symposium on Microarchitecture. (1999) 158-169