-
1
-
-
0035339587
-
On ACTL formulas having linear counterexamples
-
F. Buccafurri, T. Eiter, G. Gottlob, N. Leone. On ACTL formulas having linear counterexamples. Journal of computer and syst. sciences, 62(3), 2001, pp. 463515.
-
(2001)
Journal of Computer and Syst. Sciences
, vol.62
, Issue.3
, pp. 463515
-
-
Buccafurri, F.1
Eiter, T.2
Gottlob, G.3
Leone, N.4
-
2
-
-
0028513196
-
Model Checking and Abstraction
-
E. M. Clarke, O. Grumberg, D. E. Long. Model Checking and Abstraction ACM Transaction on Programming Languages and Systems, (16)5, 1994, pp. 1512-1542.
-
(1994)
ACM Transaction on Programming Languages and Systems, (16)
, vol.5
, pp. 1512-1542
-
-
Clarke, E.M.1
Grumberg, O.2
Long, D.E.3
-
3
-
-
0022706656
-
Automatic Verification of Finite State Concurrent Systems using Temporal Logic Specifications
-
E. M. Clarke, E. A. Emerson, A. P. Sistla. Automatic Verification of Finite State Concurrent Systems using Temporal Logic Specifications. ACM Transaction on Programming Languages and Systems, 8(2), (1986, pp. 244-263.
-
(1986)
ACM Transaction on Programming Languages and Systems
, vol.8
, Issue.2
, pp. 244-263
-
-
Clarke, E.M.1
Emerson, E.A.2
Sistla, A.P.3
-
4
-
-
0036048863
-
Tree-like Counterexamples in Model Checking
-
E. M. Clarke, S. Jha, Y. Lu, H. Veith. Tree-like Counterexamples in Model Checking. In 17th IEEE Symp. on Logic in Computer Science (LICS), 2002, pp. 19-29.
-
(2002)
17th IEEE Symp. on Logic in Computer Science (LICS)
, pp. 19-29
-
-
Clarke, E.M.1
Jha, S.2
Lu, Y.3
Veith, H.4
-
5
-
-
84947216585
-
Efficient Debugging in a Formal Verification Environment
-
F. Copty, A. Irron, O. Weissberg, N. Kropp, G. Kamhi. Efficient Debugging in a Formal Verification Environment. In Conf, On Correct Hardware Design and Verification Methods (CHARME), LNCS 2144, 2001, pp. 275-292.
-
(2001)
Conf, on Correct Hardware Design and Verification Methods (CHARME), LNCS
, vol.2144
, pp. 275-292
-
-
Copty, F.1
Irron, A.2
Weissberg, O.3
Kropp, N.4
Kamhi, G.5
-
6
-
-
35048817755
-
Exploiting Symbolic Model Checking for Sensing Stuck-at Faults in Digital Circuits
-
A. Casar, Z. Brezocnik, T. Kapus. Exploiting Symbolic Model Checking for Sensing Stuck-at Faults in Digital Circuits. Informacije MIDEM, 32(3), 2002, pp. 171-180.
-
(2002)
Informacije MIDEM
, vol.32
, Issue.3
, pp. 171-180
-
-
Casar, A.1
Brezocnik, Z.2
Kapus, T.3
-
8
-
-
84957658750
-
CoverageDirected Test Generation Using Symbolic Techniques
-
D. Geist, M. Farkas, A. Landver, Y. Lichenstein, S. Ur, Y. Wolfsthal. CoverageDirected Test Generation Using Symbolic Techniques. In First Int. Conf. on Formal Method in Computer-Aided Design (FMCAD), LNCS 1166, (1996, pp. 143158.
-
(1996)
First Int. Conf. on Formal Method in Computer-Aided Design (FMCAD), LNCS
, vol.1166
, pp. 143158
-
-
Geist, D.1
Farkas, M.2
Landver, A.3
Lichenstein, Y.4
Ur, S.5
Wolfsthal, Y.6
-
9
-
-
35248841495
-
Multiple-Counterexample Guided Iterative Abstraction Refinement: An Industrial Evaluation
-
M. Glusman, G. Kamhi, S. Mador-Heim, R. Fraer, M. Vardi. Multiple-Counterexample Guided Iterative Abstraction Refinement: An Industrial Evaluation. In Tools and Algorithms for the construction and analysis of syst. (TACAS), LNCS 2619, 2003, pp. 176-191.
-
(2003)
Tools and Algorithms for the Construction and Analysis of Syst. (TACAS), LNCS
, vol.2619
, pp. 176-191
-
-
Glusman, M.1
Kamhi, G.2
Mador-Heim, S.3
Fraer, R.4
Vardi, M.5
-
11
-
-
0034480956
-
Smart Simulation Using Collaborative Formal and Simulation Engines
-
P.H. Ho, T. Shiple, K. Harer, J. Kukula, R. Damiano, V. Bertacco, J. Taylor, J. Long. Smart Simulation Using Collaborative Formal and Simulation Engines. In Int. Conf. on Computer Aided Design (ICCAD), 2000.
-
(2000)
Int. Conf. on Computer Aided Design (ICCAD)
-
-
Ho, P.H.1
Shiple, T.2
Harer, K.3
Kukula, J.4
Damiano, R.5
Bertacco, V.6
Taylor, J.7
Long, J.8
-
13
-
-
84992284122
-
Actions versus State Based Logics for Transition Systems
-
R. De Nicola, F. W. Vaandrager. Actions versus State Based Logics for Transition Systems. Proc. Ecole de Printemps on Semantics of Concurrency, Lecture Notes in Computer Science, vol. 469, (1990, pp. 407-419.
-
(1990)
Proc. Ecole De Printemps on Semantics of Concurrency, Lecture Notes in Computer Science
, vol.469
, pp. 407-419
-
-
De Nicola, R.1
Vaandrager, F.W.2
-
14
-
-
15744386217
-
Coverability Analysis Using Symbolic Model Checking
-
G. Ratzaby, S. Ur, Y. Wolfsthal, Coverability Analysis Using Symbolic Model Checking. In Conf. On Correct Hardware Design and Verification Methods (CHARME), LNCS 2144, 2001.
-
(2001)
Conf. on Correct Hardware Design and Verification Methods (CHARME), LNCS
, vol.2144
-
-
Ratzaby, G.1
Ur, S.2
Wolfsthal, Y.3
|