Smart simulation using collaborative formal and simulation engines

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2000-January, Issue , 2000, Pages 120-126

  Ho, Pei Hsin ^a   Shiple, Thomas ^a   Harer, Kevin ^a   Kukula, James ^a   Damiano, Robert ^a   Bertacco, Valeria ^a   Taylor, Jerry ^a   Long, Jiang ^a  

^a SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; COMPUTER AIDED DESIGN; DESIGN; FORMAL METHODS; COMPUTER AIDED ANALYSIS; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER HARDWARE; DESIGN FOR TESTABILITY; INDUSTRIAL APPLICATIONS; MICROCONTROLLERS;

AUTOMATIC ABSTRACTIONS; AUTOMATIC TEST GENERATION; COMMERCIAL SIMULATORS; DESIGN UNDER TESTS; FIXPOINT COMPUTATIONS; FUNCTIONAL VERIFICATION; RANDOM SIMULATION; SYMBOLIC SIMULATION;

DESIGN FOR TESTABILITY; COMPUTER SIMULATION;

AUTOMATIC TEST GENERATION; MODEL UNDER TEST; PICOJAVA MICROPROCESSOR; SMART SIMULATION; SOFTWARE PACKAGE KETCHUM; UNREACHABILITY ANALYSIS;

EID: 0034480956     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896461     Document Type: Conference Paper

References (19)

1. J. Bergmann and M. Horowitz. Improving coverage analysis and test generation for large designs. In Proceedings of ICCAD, 1999.
2. V. Bertacco, M. Damiani and S. Quer. Cycle- based symbolic simulation of gate-level synchronous circuits. In Proceedings of DAC, pp. 391-396, 1999.
3. A. Biere, A. Cimatti, E. Clarke, M. Fujita and Y. Zhu. Symbolic model checking using SAT procedures. In Proceedings of DAC, 1999.
4. R.E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, C-35(8), pp 677-691, 1986.
5. R.E. Bryant. Symbolic simulation-techniques and applications. In DAC, pp. 517-521, 1990.
6. H. Cho, G. Hatchel, E. Macii, M. Poncino, and F. Somenzi. Automatic state space decomposition for approximate FSM traversal based on circuit analysis. IEEE TCAD, 15(12), pp. 1451-1464, 1996.
7. D.L. Dill. Embedded tutorial: formal verification meets simulation. In Proceedings of ICCAD, 1999.
8. M.K. Ganai, A. Aziz and A. Kuehlmann. Enhancing simulation with BDDs and ATPG. In Proceedings of DAC, pp. 385-390, 1999.
9. S.G. Govindaraju, D.L. Dill, A.J. Hu, and M.A. Horowitz. Approximate reachability with BDDs using overlapping projections. In Proceedings of DAC, pp. 451-455, 1998.
10. P.-H. Ho, A. Isles and T. Kam. Formal verification of pipeline control using controlled token nets and abstract interpretation. In ICCAD, 1998.
11. R.C. Ho and M. Horowitz. Validation coverage analysis for complex digital designs. In ICCAD, 1996.
12. M.Kantrowitz and L. Noack. I'm Done Simulating: Now what? verification coverage analysis and correctness checking of the DEC chip 21164 Alpha microprocessor. In DAC, pp. 325-330, 1996.
13. K.L. McMillan. Symbolic model checking. Kluwer Academic Publishers, 1994.
14. l.-H. Moon, J. Kukula, T. Shiple and F. Somenzi. Least fixpoint approximation for reachability analysis. In Proceedings of ICCAD, pp. 41-44, 1999.
15. J.P. Marques-Silva and K.A. Sakallah. GRASP: A search algorithm for propositional satisfiability. In IEEE Transaction on Computers, pp. 506-521, May 1999.
16. D. Moundanos, J.A. Abraham and Y.V. Hoskote. Abstraction techniques for validation coverage analysis and test generation. In IEEE Transactions on Computers, January 1998.
17. Sun Microsystems. Pico Java technology http://www.sun.com/microelectronics/communitysource/picoiava.
18. C.H.Yang and D.L. Dill. Validation with guided search of the state space. In DAC, pp. 599-604, 1998.
19. F. Somenzi. CUDD: CU Decision Diagram Package, ftp://vlsi.colorado.edu/pub/.c.