Improvements in coverability analysis

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2391, Issue , 2002, Pages 41-56

  Ratsaby, Gil ^a   Sterin, Baruch ^a   Ur, Shmuel ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

FORMAL METHODS; TESTING;

COUNTER EXAMPLES; COVERABILITY; RANDOM SIMULATION; SIMULATION BASED VERIFICATION; STATIC PROGRAM ANALYSIS; SYMBOLIC MODEL CHECKING; TEST COVERAGE; TESTING COSTS;

MODEL CHECKING;

EID: 33745533734     PISSN: 03029743     EISSN: 16113349     Source Type: Journal    
DOI: 10.1007/3-540-45614-7_3     Document Type: Article

References (31)

1. A. V. Aho, R. Sethi, J. D. Ullman. Compilers: Principles, Techniques and Tools. Addison-Wesley, 1986.
2. Adnan Aziz. Example of Hardware Verification Using VIS, The benchmark PCI Local BUS, URL http://www-cad.eecs.berkeley.edu/Respep/Research/vis/texas-97/.
3. I. Beer, S. Ben-David, C. Eisner, A. Landver. RuleBase: an Industry-Oriented Formal Verification Tool. Proc. DAC’96, pp. 655-660.
4. I. Beer, M. Yoeli, S. Ben-David, D. Geist and R. Gewirtzman. Methodology and System for Practical Formal Verification of Reactive Systems. CAV94, LNCS 818, pp 182-193.
5. Boris Beizer. Software Testing Technique. New York: Van Nostrand Reinhold, second edition, 1990.
6. G Ratzaby, S. Ur and Y. Wolfsthal. Coverability Analysis Using Symbolic Model Checking. CHARME2001, September, 2001.
7. E. Buchink and S. Ur. Compacting Regression Suites On-The-Fly. Joint Asia Pacific Software Engineering Conference and International Computer Science Conference, Hong Kong, December, 1997.
8. E. M. Clarke, O. Grumberg, D. A. Peled. Model Checking, MIT Press, 1999.
9. D. Geist, M. Farkas, A. Landver, Y. Lictenstein, S. Ur and Y Wolfsthal. Coverage-directed test generation using symbolic techniques. In Proc. Int. Conf. Formal methods in Computer-Aided Design, pages 143-158, 1996.
10. Y. Abarbanel, I. Beer, L. Gluhovsky, S. Keidar, and Y. Wolfsthal. FoCs-Automatic Generation of Simulation Checkers from Formal Specifications. In Proc. 12th International Conference on Computer Aided Verification (CAV), 2000.
11. Y. Hoskote, T. Kam, P. Ho and X. Zhao. Coverage Estimation for Symbolic Model Checking. DAC’99, pp300-305, June 1999.
12. M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman, 1979.
13. G. J. Holtzman. Design and Validation of Computer Protocols. Prentice Hall, 1991.
14. D. S. Hochbaum. An Optimal Test Compression Procedure for Combinational Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 15:10, 1294-1299, 1996.
15. C. Kaner. Software Negligence & Testing Coverage. Software QA Quarterly, Vol 2, #2, pp 18, 1995.
16. M. Kantrowitz, L. M. Noack. I’m Done Simulating; Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor. Proc. DAC’96.
17. S. Kajihara, I. Pomerantz, K. Kinoshita and S. M. Reddy. Cost Effective Generation of Minimal Test Sets for Stack-At Faults in Combinatorial Logic Circuits. 30th ACM/IEEE DAC, pp. 102-106, 1993.
18. D. Levin, D. Lorentz and S. Ur. A Methodology for Processor Implementation Verification. FMCAD 96: Int. Conf. on Formal Methods in Computer-Aided Design, November 1996.
19. B. Marick. The Craft of Software Testing: Subsystem Testing Including Object-Based and Object-Oriented Testing. Prentice-Hall, 1995.
20. K. L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, 1993.
21. Raymond E. Miller. Protocol Verification: The first ten years, the next ten years; some personal observations. In Protocol specification, Testing, and Verification X, 1990.
22. Y. V. Hoskote, D. Moundanos and J. A. Abraham. Automatic Extraction of the Control Flow Machine and Application to Evaluating Coverage of Verification Vectors. IEEE International Conference on Computer Design (ICCD’95), October 1995.
23. A. J. Offutt. Investigation of the software testing coupling effect. ACM Transactions on Software Engineering Methodology, 1(1):3-18, January 1992.
24. F. Orava. Formal Semantics of SDL Specifications. In Protocol Specification, Testing, and Verification VIII, 1988.
25. RuleBase User Manual V1. 0, IBM Haifa Research Laboratory, 1996.
26. I. Beer, S. Ben-David, C. Eisner, D. Geist, L. Gluhovsky, T. Heyman, A. Landver, P. Paanah, Y. Rodeh, G. Ronin, and Y. Wolfsthal. RuleBase: Model Checking at IBM. Proc. 9th International Conference on Computer Aided Verification (CAV), 1997.
27. I. Beer, S. Ben-David, C. Eisner, D. Fisman, A. Gringauze, and Y. Rodeh. The Temporal Logic Sugar. Proc. 13th International Conference on Computer Aided Verification (CAV), 2001.
28. I. Beer, M. Dvir, B. Kozitsa. Y. Lichtenstein, S. Mach, W. J. Nee, E. Rappaport. Q. Schmierer, Y. Zandman. VHDL Test Coverage in BDLS/AUSSIM Environment. IBM HRL Technical Report 88. 342, December 1993.
29. D. L. Perry. VHDL Second Edition. McGraw-Hill Series on Computer Engineering, 1993.
30. Telecordia SoftwareVisualization and Analysis Tool. URL http://xsuds.argreenhouse.com/.
31. E. Weyuker, T. Goradia and A. Singh. Automatically Generating Test Data from a Boolean Specification. IEEE Transaction on Software Engineering, Vol 20, No 5 May 1994.