-
1
-
-
84947230952
-
Example of Hardware Verification Using VIS
-
Adnan Aziz, Example of Hardware Verification Using VIS, The benchmark PCI local BUS, http://www-cad.eecs.berkeley.edu/Respep/Research/vis /texas-97/.
-
The Benchmark PCI Local BUS
-
-
Aziz, A.1
-
2
-
-
0029724077
-
RuleBase: An Industry-Oriented Formal Verification Tool
-
I. Beer, S. Ben-David, C. Eisner, A. Landver, “RuleBase: an Industry-Oriented Formal Verification Tool”, Proc. DAC’96, pp. 655–660.
-
Proc. DAC’96
, pp. 655-660
-
-
Beer, I.1
Ben-David, S.2
Eisner, C.3
Landver, A.4
-
5
-
-
0004602740
-
Coverage Directed Test Generation using Symbolic Techniques, FMCAD 96
-
November
-
D. Geist, M. Farkas, A. Landver,Y. Licthenstein, S. Ur and Y. Wolfsthal, Coverage Directed Test Generation using Symbolic Techniques, FMCAD 96: Int. Conf. on Formal Methods in Computer-Aided Design, November 1996.
-
(1996)
Conf. On Formal Methods in Computer-Aided Design
-
-
Geist, D.1
Farkas, M.2
Landver, A.3
Licthenstein, Y.4
Ur, S.5
Wolfsthal, Y.6
-
7
-
-
84947218907
-
Software QA Quarterly
-
#2
-
C. Kaner, Software Negligence & Testing Coverage, Software QA Quarterly, Vol 2, #2, pp 18, 1995.
-
(1995)
Testing Coverage
, vol.2
, pp. 18
-
-
Kaner, C.1
Negligence, S.2
Coverage, T.3
-
8
-
-
84937461982
-
I’m Done Simulating; Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor
-
M. Kantrowitz, L. M. Noack, “I’m Done Simulating; Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor”, Proc. DAC’96.
-
Proc. DAC’96
-
-
Kantrowitz, M.1
Noack, L.M.2
-
9
-
-
0027150951
-
Cost Effective Generation of Minimal Test Sets for Stack-At Faults in Combinatorial logic Circuits
-
S. Kajihara, I. Pomerantz, K. Kinoshita and S. M. Reddy, “Cost Effective Generation of Minimal Test Sets for Stack-At Faults in Combinatorial logic Circuits”, 30th ACM/IEEE DAC, pp. 102-106, 1993.
-
(1993)
30Th ACM/IEEE DAC
, pp. 102-106
-
-
Kajihara, S.1
Pomerantz, I.2
Kinoshita, K.3
Reddy, S.M.4
-
13
-
-
84937461984
-
Protocol Verification: The first ten years, the next ten years; some personal observations
-
Testing, andVerification X
-
Raymond E. Miller, Protocol Verification: The first ten years, the next ten years; some personal observations, in Protocol specification, Testing, andVerification X, 1990.
-
(1990)
Protocol Specification
-
-
Miller, R.E.1
-
15
-
-
84937461988
-
VHDL TEST COVERAGE in BDLS/AUSSIM Environment
-
I. Beer, M. Dvir, B. Kozitsa, Y. Lichtenstein, S. Mach, W.J. Nee, E. Rappaport. Q. Schmierer,Y. Zandman, VHDL TEST COVERAGE in BDLS/AUSSIM Environment, IBM HRL Technical Report 88.342, December 1993.
-
(1993)
IBM HRL Technical Report
, vol.88
, pp. 342
-
-
Beer, I.1
Dvir, M.2
Kozitsa, B.3
Lichtenstein, Y.4
Mach, S.5
Nee, W.J.6
Rappaport, E.7
Schmierer, Q.8
Zandman, Y.9
-
17
-
-
0028437965
-
Automatically Generating Test Data from a Boolean Specification
-
May
-
E. Weyuker, T. Goradia and A. Singh, Automatically Generating Test Data from a Boolean Specification, IEEE Transaction on Software Engineering, Vol 20, No 5 May 1994.
-
(1994)
IEEE Transaction on Software Engineering
, vol.20
, Issue.5
-
-
Weyuker, E.1
Goradia, T.2
Singh, A.3
|