Coverage-directed test generation using symbolic techniques

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1166, Issue , 1996, Pages 143-158

  Geist, Daniel ^a   Farkas, Monica ^a   Landver, Avner ^a   Lichtenstein, Yossi ^a   Ur, Shmuel ^a   Wolfsthal, Yaron ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; COMPUTER AIDED DESIGN; FORMAL METHODS; SOFTWARE TESTING;

ABSTRACTION MECHANISM; ALGORITHMIC MODEL; CONFORMANCE TESTING; STATE EXPLOSION PROBLEMS; SYMBOLIC TECHNIQUES; TRANSITION COVERAGE; VERIFICATION METHODOLOGY; VERIFICATION TECHNIQUES;

FORMAL VERIFICATION;

EID: 84957658750     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0031805     Document Type: Conference Paper

References (22)

1. A. Aharon, D. Goodman, M. Levinger, Y. Lichtenstein, Y. Malka, C. Metzger, M. Molcho, and G. Shurek. Test program generation for functional verification of powerpc processors in ibm. In 32nd Design Automation Conference, DAC 95, pages 279-285, 1995.
2. A. Aho, B. Kemingham, and P. Weinberger. The AWK Programming Language. Addison-Wesley, 1988.
3. I. Beer, M. Dvir, Kozitza B., Y. Lictenstein, S. Mack, W.J. Nee, Rappaport E., Schmierer Q., and Y. Zandman. VHDL Test Coverage in a BDLS/AUSSIM Environment. Technical Report 88.342, IBM Science and Technology, Haifa, Israel, 1993.
4. I. Beer, M. Yoeli, S. Ben-David, R. Gewirtzman, and D. Geist. Methodology and System for Practical Formal Verification of Reactive Hardware. In Computer Aided Verification, pages 182-193, 1994.
5. B. Beizer. Software Testing Techniques. Van Nostrand Reinhold, New York, 1990.
6. A. Benoit and D. Luckham. Validating Discrete Event Simulations Using Event Pattern Mappings. In ACM/IEEE Design Automation Conference, pages 414-419, 1992.
7. E. Brinksma. A theory for the derivation of tests. In S. Aggarwal and K Sabanni, editors, Protocol Specification, Testing, and Verification, IIIV, pages 119-131. IFIP, North Holland, 1988.
8. R. E. Bryant. Graph based algorithms for boolean function manipulation. IEEE Trans. on Computers, C- 35, 1986.
9. S.P. van de Burgt, J. Kroon, E. Kwast, and H.J. Wilts. the RNL Conformance Kit. In J. de Meet, L. Mackert, and W. Effelsberg, editors, Proc. of the 2nd International Workshop on Protocol Test Systems, pages 279-294. North-Holland, October 1989.
10. W. Y.L Chan, S. T. Vuong, and M.R. Ito. On test sequence generation for protocols. In E. Brinksma, G Scollo, and C.A. Vissers, editors, Protocol Specification, Testing, and Verification,IX, pages 119-131. IFIP, North Holland, 1990.
11. A. Chandra, V. Iyengar, D. Jameson, R. Jawalkelar, I. Nair, B. Rosen, M. Mullen, J. Yoon, R. Armoni, D. Geist, and Y. Wolfsthal. AVPGEN - A Test Case Generator for Architecture Verification. IEEE Transactions on VLSI Systems, 6(6), June 1995.
12. E. Clarke, O. Grumberg, K. Mcmillan, and X. Zhao. Efficient generation of counter examples and witnesses in symbolic model checking. 32rid ACM/IEEE Design Automation Conference, pages 427-432, 1995.
13. M. Farkas, D. Geist, and K. Holtz. SysGen Architecture Verification Program Generator User's Guide. IBM Science and Technology, Haifa, Israel, first edition, 1994.
14. M. S. Garey and D. S. Johnson. Computers and Intractability. W. H. Freeman and Co., New York, 1979.
15. R. C. Ho, C. H. Yang, M. A. Horowitz, and D. L. Dill. Architecture validation for processors. In International Symposium of Computer Architecture 1995, pages 404-413, 1995.
16. G. J. Holzmann. Design and Validation of Computer Protocols. Prentice Hall, 1991.
17. H. Iwashita, S. Kowatari, T. Nakata, and F. Hirose. Automatic test program generation for pipelined processors. In International Conference on Computer Aided Design, November 1994.
18. D. Levin, D. Lorenz, and S. Ur, A methodology for processor implementation verification. In FMCAD 96: Int. Conf. on Formal Methods in Computer-Aided Design, NOV 1996. to appear.
19. C. May, E. Silha, R. Simpson, H. Warren, eds. The PowerPC Architecture. Morgan Kaufmann, 1994.
20. K. L. McMillan. The SMVSystem DRAFT. Carnegie Mellon University, Pittsburgh, PA, 1992.
21. K. L. McMillan. Symbolic Model Checking. Kluwer Academic Press, Norwell, MA, 1993.
22. PCI Special Interests Group, Portland, OR. PCI Local Bus Specification, 1995