kT/C constrained optimization of power in pipeline ADCs

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 1968-1971

  Lin, Yu ^a   Katyal, Vipul ^a   Geiger, Randall ^a   Schlarmann, Mark ^b  

^a Iowa State University   (United States)

^b FREESCALE SEMICONDUCTOR INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EFFECTIVE NUMBER OF BITS; KT/C NOISE; NEAR-OPTIMAL SOLUTIONS; PIPELINE ADC; PIPELINE ADCS; PIPELINED ADC; POWER CONSUMPTION; SCALING FUNCTIONS; TOTAL POWER;

CAPACITANCE; CAPACITORS; MULTICARRIER MODULATION; PIPELINES;

CONSTRAINED OPTIMIZATION;

EID: 34748889106     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465000     Document Type: Conference Paper

References (12)

1. Lewis, S.H., "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications", IEEE transactions on circuits and systems II: Analog and digital signal processing, Vol. 39, No. 8, Aug.1992, pp. 516-523
2. Cline, D.W.; Gray, P.R., "A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 μm CMOS", IEEE Journal of Solid-State Circuits, Volume: 31 , Issue: 3 , March 1996, pp. 294 - 303
3. S. H. Lewis et al., "A 10-b 20-MS/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, Mar. 1992. pp. 351-358
4. T. Cho and P. Gray, "A 10 b 20 Msamples/s, 35mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, Mar.1995. pp. 166-172
5. Cho, T.B.; Cline, D.W.; Conroy, C.S.G.; Gray, P.R., "Design considerations for low-power, high-speed CMOS analog/digital converters", Low Power Electronics, 1994. Digest of Technical Papers., IEEE Symposium ,10-12 Oct. 1994 , pp. 70 - 73
6. J.Goes, J.Vital, J. E.Franca, "Systematic Design for Optimization of High-Speed Self-Calibrated Pipelined A/D Converters", IEEE transactions on circuits and systems II: Analog and digital signal processing, Vol. 45, No. 12, Dec.1998, pp. 1513-1526
7. Kwok, P.T. F. and Luong, Howard C, "Power Optimization for Pipeline Analog-to-Digital Converters", IEEE transactions on circuits and systems II: Analog and digital signal processing, Vol. 46, No. 5, May 1999, pp. 549-553
8. Mehr, I.; Singer, L., " A 55-mW, 10-bit, 40-Msample/s Nyquistrate CMOS ADC", IEEE Journal of Solid-State Circuits, Volume: 35 , Issue: 3 ,March 20000, pp. 318 - 325
9. Chiang, Meei-Ling, U.S. application No. 09/506,284, filed Feb17, 2000, claims 1 to 27
10. Chiang, Meei-Ling, U.S. application No. 09/506,208, filed Feb17, 2000, claims 1 to 17
11. Abo, A.M.; Gray, P.R., "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter", IEEE Journal of Solid-State Circuits, Vol. 34 , Issue: 5 , May 1999, pp. 599 - 606
12. K.Kotani, T.Shibata, and T.Ohmi, "CMOS Charge-Transfer Preamplifer for Offset-Fluctuation Cancellationin Low-Power A/D conveters", IEEE Journal of Solid-State Circuits, Vol. 24 , Issue: 2 , Apr.1998, pp. 241 - 249