CMOS charge-transfer preamplifier for offset-fluctuation cancellation in low-power A/D converters

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 5, 1998, Pages 762-768

  Kotani, Koji ^a,b,c,d   Shibata, Tadashi ^{a,b,c,d,e,f,g}   Ohmi, Tadahiro ^a,b  

^a IEEE   (Japan)

^b TOHOKU UNIVERSITY   (Japan)

^c UNIVERSITY OF TOKYO   (Japan)

^d Tohoku University ^*  (Japan)

^e OSAKA UNIVERSITY   (Japan)

^f TOSHIBA CORPORATION   (Japan)

^g STANFORD UNIVERSITY   (United States)

Author keywords

A D converter; Charge transfer preamplifier; Comparator; Dynamic latch; Low power

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; ELECTRIC VARIABLES MEASUREMENT; FLIP FLOP CIRCUITS; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUIT TESTING; NUMERICAL METHODS;

CHARGE TRANSFER PREAMPLIFIER; DYNAMIC LATCH; LOW POWER; OFFSET FLUCTUATION CANCELLATION;

POWER CONVERTERS;

EID: 0032073841     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.668991     Document Type: Article

References (7)

1. A. G. F. Dihgwall and V. Zazzu, "An 8-MHz CMOS subranging 8-bit A/D converter," IEEE J. Solid-State Circuits, vol. SC-20, pp. 1138-1143, Dec. 1985.
2. S. Hosotani, T. Miki, A. Maeda, and N. Yazawa, "An 8-bit 20-MS/s CMOS A/D converter with 50-mW power consumption," IEEE J. Solid-State Circuits, vol. 25, pp. 167-172, Jan. 1990.
3. M. Yotsuyanagi, T. Etoh, and K. Hirata, "A 10-b 50-MHz pipelined CMOS A/D converter with S/H," IEEE J. Solid-State Circuits, vol 28, pp. 292-300, Mar. 1993.
4. K. Kusumoto, A. Matsuzawa, and K. Murata, "A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC," IEEE J. Solid-State Circuits vol 28, pp. 1200-1206, Dec. 1993.
5. K. Kotani, T. Shibata, and T. Ohmi, "DC-current-free low-power A/D converter circuitry using dynamic latch comparators with divided-capacitance voltage reference," in 1996 IEEE Int. Symp. Circuits Syst., May 1996, vol. 4, pp. 205-208.
6. _, "CMOS charge-transfer preamplifier for offset-fluctuation cancellation in low-power, high-accuracy comparators," in Dig. Tech. Papers Symp. VLSI Circuits, June 1997, pp. 21-22.
7. L. G. Heller, D. P. Spampinato, and Y. L. Yao, "High sensitivity charge-transfer sense amplifier," IEEE J. Solid-State Circuits, vol. SC-11, pp. 596-601, Oct. 1976.