A low-power low-swing single-ended multi-port SRAM

2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

Volumn , Issue , 2007, Pages

  Yang, Hao I ^b   Chang, Ming Hung ^a,b   Lai, Ssu Yun ^b   Wang, Hsiang Fei ^b   Hwang, Wei ^a,b  

^a IEEE

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DATA ACQUISITION; SPURIOUS SIGNAL NOISE;

EQUALIZER INSERTION; MULTI-PORT SRAM; STATIC NOISE MARGIN (SNM);

STATIC RANDOM ACCESS STORAGE;

EID: 34648831082     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VDAT.2007.373203     Document Type: Conference Paper

References (9)

1. Masanao Yamaoka, Noriaki Maeda, Yoshihiro Shinozaki, Yasuhisa Shimazaki, Koji Nii, Shiegeru Shimada, Kazumasa Yanagisawa, and Takayuki Kawahara, "90-nm process-variation adaptive embedded SRAM modules with power-line-floating write technique, " IEEE J. Solid-State Circuits, vol. 41, Mar. 2006, pp. 705-711.
2. Byung-Do Yang and Lee-Sup Kim, "A Low-Power SRAM Using Hierachical Bitline and Local Sense Amplifiers," IEEE J. Solid-State Circuits, vol 40, Jun. 2005, pp. 1366-1376.
3. Kouichi Kanda, Hattori Sadaaki, and Takayasu Sakurai, "90% Write Power-Saving SRAM Using Sense-Amplifying Memory Cell," IEEE J. Solid-State Circuits, vol. 39, Jun, 2004, pp. 927-933.
4. Muhammad M. Khellah, and Mohamed I. Elmasry, "A Low-Power High-Performance Current-Mode Multiport SRAM," IEEE Transaction on VLSI Systems, vol. 9, Oct. 2001, pp. 590-597.
5. Jinn-Shyan Wang, Wayne Tseng, and Huang-Yu Li, "Low-Power Embedded SRAM with the Current-Mode Write Technique," IEEE J. Solid-State Circuits, vol. 35, Jan. 2000, pp. 119-124.
6. Chung-Hsien Hua, Tung-Shuan Cheng, and Wei Hwang, "Distributed Data-Retention Power Gating Techniques for Column and Row Co-Controlled Embedded SRAM," IEEE MTDT'05, 2005.
7. Yen-Jen Chang, Chia-Lin Yang, and Feipei Lai, "Value-Conscious Cache: Simple Technique for Reducing Cache Access Power", IEEE DATE'04, 2004.
8. Chua-Chin Wang, Chi-Feng Wu, Rain-Ten Hwang, and Chia-Hsiuang Kao, "Single-Ended SRAM with High Test Converage and Short Test Time," IEEE J. Solid-State Circuits, vol. 35, Jan. 2000, pp. 114-118.
9. Hiep Tran, "Demonstration of ST SRAM And 6T Dual-Port RAM Cell Arrays," IEEE 1996 Symposium on VLSI Circuits, Jun. 1996, pp. 68-69.