A low-power high-performance current-mode multiport SRAM

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 9, Issue 5, 2001, Pages 590-598

  Khellah, Muhammad M ^a,b   Elmasry, Mohamed I ^a,c  

^a IEEE   (United States)

^b INTEL CORPORATION   (United States)

^c UNIVERSITY OF WATERLOO   (Canada)

Author keywords

Current mode; Low power; Multiport memory

Indexed keywords

MULTIPORT MEMORY;

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC CURRENTS; LOGIC DESIGN;

STATIC RANDOM ACCESS STORAGE;

EID: 0035472467     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.953493     Document Type: Article

References (16)

1. A 1.3 ns 32 × 32 three port BiCMOS register file
2. A 500-MHz, 0.4-μm CMOS, 32 × 32 3-Port register file
3. A 640-ps, 0.25-μm CMOS, 16 × 64-b three-port register file
4. A CMOS circuit technique for high-speed RAMs
5. Trends in low-power RAM circuit technologies
6. A 1.8ns access, 550MHz 4.5Mb CMOS SRAM
7. A 256K CMOS RAM with variable impedance loads
8. Driving source-line cell architecture for sub-1-V high-speed low-power applications
9. A 0.5V single power supply operated high-speed boosted and offset-grounded SRAM cell architecture
10. A low-power high-performance embedded SRAM macrocell
11. SRAM cells for low-power write buffer memories
12. A flexible multi-port RAM compiler for data path
13. A high-speed clamped bit-line current-mode sense amplifier
14. A 7ns 140mW 1Mb CMOS SRAM with current sense amplifier
15. A 0.25μm CMOS 0.9V 100-MHz DSP core