A 0.5V bulk-input operational transconductance amplifier with improved common-mode feedback

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 2224-2227

  Trakimas, Michael ^a   Sonkusale, Sameer ^a  

^a Tufts University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC LOADS; ELECTRIC POTENTIAL; OPTIMIZATION; TRANSCONDUCTANCE; TRANSISTORS;

COMMON MODE FEEDBACK; DIGITAL CMOS PROCESS; OPERATIONAL TRANSCONDUCTANCE AMPLIFIERS (OTA); SELF CASCODE LOAD STRUCTURE;

AMPLIFIERS (ELECTRONIC);

EID: 34548835508     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378724     Document Type: Conference Paper

References (10)

1. S. Chatterjee, Y. Tsivides, P. Kinget, "0.5-V Analog Circuit Techniques and Their Application in OTA and Filter Design," IEEE Journal of Solid-State Circuits, vol. 40, No. 12, pp. 2373-2387, Dec. 2005.
2. th ESSCIRC, pp. 147-150, Sep. 2004.
3. M. Chen, "Low-Voltage, Low-Power Circuits for Data Communication Systems," Dissertation, 2003. http://handle.tamu.cdu/1969.1/1585. Available online.
4. S. S. Rajput, S. S. Jamuar, "Low Voltage, Low Power, High Performance Current Mirror for Portable Analogue and Mixed Mode Applications," IEE Proc.-Circuits Devices Syst., vol. 148, No, 5, pp. 273-278, Oct. 2001.
5. B. J. Blalock, H. W. Li, P. E. Allen, S. A. Jackson, "Body-Driving as a Low-Voltage Analog Design Technique for CMOS Technology," Proc. 2000 Southwest Symp. On Mixed-Signal Design, pp. 113-118, 2000.
6. S. Yan, E. Sanchez-Sinencio, "Low Voltage Analog Circuit Design Techniques: A Tutorial," IEICE Trans. Fundamentals, vol. E83, No. 2, Feb. 2000.
7. S. S. Rajput, S. S. Jamuar, "A High Performance Current Mirror for Low Voltage Designs," IEEE APCCAS 2000, pp. 170-173, Dec. 2000.
8. B. J. Blalock, P. E. Allen, G. A. Rincon-Mora, "Designing 1-V Op Amps Using Standard Digital CMOS Technology," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 45, No. 45, pp. 769-780, Jul. 1998.
9. A. Isabela, A. Cunga, M. C. Schneider, C. Galup-Montoro, "An MOS Transistor Model for Analog Circuit Design," IEEE Journal of Solid-State Circuits, vol. 33, No, 10, pp. 1510-1519, Oct. 1998.
10. J. Mulder, A. C. van der Woerd, W. A. Serdijn, A. H. M. can Roermund, "Application of the Back Gate in MOS Weak Inversion Translinear Circuits," IEEE Trans. On Circuits and Systems 1: Fundamental Theory and Applications, vol. 42, No. 11, pp. 958-962, Feb. 1995.