Reducing the data switching activity on serial link buses

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2006, Pages 425-432

  Ghoneima, Maged ^a   Ismail, Yehea ^a   Khellah, Muhammad ^b   De, Vivek ^b  

^a Northwestern University   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVITY FACTOR; CLOSED-FORM EXPRESSION; CMOS TECHNOLOGY; ENCODING SCHEMES; ON CHIP INTERCONNECT; PARALLEL LINE; STRONG SOLUTION; SWITCHING ACTIVITIES;

BUSES; CMOS INTEGRATED CIRCUITS; ENCODING (SYMBOLS); ENERGY DISSIPATION; INTERCONNECTION NETWORKS;

EMBEDDED SYSTEMS;

EID: 34548830605     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2006.111     Document Type: Conference Paper

References (10)

1. S.-J. Lee, S.-J. Song, K. Lee, J.-H. Woo, S.-E. Kim, B.-G. Nam, and H.-J. Yoo, "An 800mhz star-connected onchip network for application to systems on a chip," Technical Digest of Solid-State Circuits Conference, vol. 1, pp. 468-469, 2003.
2. D. Nelson, C. Webb, D. McCauley, K. Raol, J. Rupley II, J. DeVale, and B. Black, "A 3D Interconnect Methodology Applied to iA32-class Architectures for Performance Improvements through RC Mitigation," Proceedings of the VLSI Multilevel Interconnection Conference, Sep. 2004.
3. K. Puttaswamy and G. Loh, "Implementing Caches in a 3D Technology for High Performance Processors," Proceedings of the Int. Conf. on Computer Design, Oct. 2005.
4. M. Ghoneima, M. Khellah, J. Tschanz, Y. Ismail, and V. De, "Serial Link Bus: A Low Power On-Chip Bus Architecture," Proceedings of ICCAD, Nov. 2005.
5. P. Sotiriadis, and A. Chandrakasan, "Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies," Proceedings of ICCAD, pp.322-327, Nov. 2000.
6. M. Anders, N. Rai, R. K. Krishnamurthy, S. Borkar, "A transition-encoded dynamic bus technique for highperformance interconnects," Journal of Solid-State Circuits, vol. 38, no. 5, pp. 709-714, May 2003.
7. M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O," IEEE Trans. On VLSI Systems, vol. 3, no. 1, pp. 49-58, March 1995.
8. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "A coding framework for low-power address and data buses," IEEE Trans. on VLSI Systems, vol. 7, no. 2, pp. 212-221, June 1999.
9. Berkley Predictive Technology model: "http://wwwdevice. eecs.berkeley.edu/~ptm".
10. M. Khellah, M. Ghoneima, J. Tschanz, Y. Ye, N. Kurd, J. Barkatullah, Y. Ismail and V. De, "A Skewed Repeater Bus Architecture for On-Chip Energy Reduction in Microprocessors," Proceedings of the International Conference on Computer Design, October 2005