Implementation of AES/Rijndael on a dynamically reconfigurable architecture

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 355-360

  Mucci, Claudio ^a   Vanzolini, Luca ^a   Lodi, Andrea ^a   Deledda, Antonio ^a   Guerrieri, Roberto ^a   Campi, Fabio ^b   Toma, Mario ^b  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTER ARCHITECTURE; DYNAMIC PROGRAMMING; PROGRAMMABLE LOGIC CONTROLLERS; THROUGHPUT;

AES/RIJNDAEL; RECONFIGURABLE ARCHITECTURE;

LOGIC DESIGN;

EID: 34548356863     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364617     Document Type: Conference Paper

References (24)

1. NIST Specification for the ADVANCED ENCRYPTION STANDARD (AES), FIPS PUBS 197, November 26, 2001.
2. J. Daemen and V. Rijmen AES Proposal: Rijndael, NIST AES Proposal, www.esat.kuleuven.ac.be/~rijmen/rijndael/.
3. B. Schneier, Applied Cryptography, 2nd ed. John Wiley and Sons. New York, NY, 1996.
4. S. Ravi et al. System Design Methodologies for a Wireless Security Processing Platform, Proceedings on the DAC 2002.
5. S. Tillich et al. An Instruction Set Extension for Fast and Memory-Efficient AES Implementation, Communications and Multimedia Security, Springer Verlag, 2005.
6. T. Wollinger et al. How well Are High-End DSPs Suited for the AES Algorithms? NIST AES-3 Conference, 2000.
7. J. Zambreno et al. Exploring Area/Delay Tradeoffs in an AES FPGA Implementation, FPL 2004.
8. R. Chaves et al. Reconfigurable Memory Based AES Co-Processor, Proceedings of the RAW, April 2006
9. HELION. High Performance AES (Rijndael) cores for Xilinx FPGA, http://www.heliontech.com
10. A. Wiesmaier, The State of the Art in Algorithmic Encryption (2006), citeseer.ist.psu.edu/wiesmaier06state.html
11. A. Hodjat and I. Verbauwhede A 21.54 Gbit/s fully pipelined AES processor on FPGA, FCCM 2004.
12. J. Lu, J. Lockwood IPSec Implementation on Xilinx Virtex-II Pro FPGA and Its Application, RAW 2005
13. P.R. Schaumont, H. Kuo, I. Verbauwhede Unlocking the Design Secrets of a 2.29 Gb/s Rijndael Processor, DAC 2002.
14. M2000 Embedded FPGA www.m2000.fr
15. M. Vorbach, J. Becker, Reconfigurable processor architectures for mobile phones Proceedings on the IPDPS, 2003.
16. H. Singh et al. MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, May 2000.
17. R.R. Taylor, S.C. Goldstein A High-Performance Flexible Architecture for Cryptography, CHES 1999.
18. F. Campi et al. A dynamically adaptive DSP for heterogeneous reconfigurable platforms, DATE 2007.
19. F. Campi et al. A Stream Register File Unit for Reconfigurable Processors, ISCAS 2006.
20. A. Lodi et al. A VLIWprocessor with reconfigurable instruction set for embedded applications, IEEE Journal of SolidState Circuit, Nov. 2003.
21. C. Mucci et al. A C-based Algorithm Development Flow for a Reconfigurable Processor Architecture, IEEE International Symposium on System on Chip, November 2003.
22. C. Paar Efficient VLSI Architectures for Bit-Parallel Computation in Galois Fields, Ph.D. Thesis, 1994.
23. V Rijmen Efficient Implementation of the Rijndael S-box,
24. G. Bertoni et al. Efficient Software Implementation of AES on 32-Bit Platforms, CHES 2002.