Low cost debug architecture using lossy compression for silicon debug

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 225-230

  Anis, Ehab ^a   Nicolici, Nicola ^a  

^a MCMASTER UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COST EFFECTIVENESS; IMAGE COMPRESSION; INFORMATION DISSEMINATION; ITERATIVE DECODING;

DEBUG SESSIONS; LOSSY COMPRESSION;

PROGRAM DEBUGGING;

EID: 34548336884     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364595     Document Type: Conference Paper

References (22)

1. M. Abramovici and Y.-C. Hsu. A New Approach to Silicon Debug. In IEEE International Silicon Debug and Diagnosis Workshop (SDD), November 2005.
2. M. Abramovici, E. J. Marinissen, M. Ricchetti, and B. West. Suggested Terminology Standard for Silicon Debug and Diagnosis. In IEEE International Silicon Debug and Diagnosis Workshop (SDD), November 2005.
3. O. Caty, P. Dahlgren, and I. Bayraktaroglu. Microprocessor Silicon Debug Based on Failure Propagation Tracing. In Proceedings IEEE International Test Conference (ITC), pages 284-293, October 2005.
4. P. Dahlgren, P. Dickinson, and I. Parulkar. Latch Divergency in Microprocessor Failure Analysis. In Proceedings IEEE International Test Conference (ITC), pages 755-763, October 2003.
5. S. Davidson. Understanding NTF Components from the Field. In Proceedings IEEE International Test Conference (ITC), pages 333-342, October 2005.
6. R. Desplats, F. Beaudoin, P. Perdu, N. Natara, T. Lundquist, and K. Shah;. Fault Localization Using Time Resolved Photon Emission and STIL Waveforms. In Proceedings IEEE International Test Conference (ITC), pages 254-263, October 2003.
7. S. Hacker. MP3: The Definitive Guide. O'Reilly & Associates, Inc., Mar. 2000.
8. A. Hopkins and K. McDonald-Maier. Debug Support Strategy for Systems-on-Chips with Multiple Processor Cores. IEEE Transactions on Computers, 55(2):174-184, February 2006.
9. Y. Huang and W.-T. Cheng. Using Embedded Infrastructure IP for SOC Post-Silicon Verification. In Proceedings ACM/IEEE Design Automation Conference (DAC), pages 674-677, June 2003.
10. IEEE Industry Standards and Technology Organization. The Nexus 5001 Forum Standard for a Global Embedded Processor Debug Interface. http://www.nexus5001.org, 2003.
11. D. Josephson. The Manic Depression of Microprocessor Debug. In Proceedings IEEE International Test Conference (ITC), pages 657 -663, October 2002.
12. D. Josephson and B. Gottlieb. The Crazy Mixed up World of Silicon Debug. In Proceedings IEEE Custom Integrated Circuits Conference (CICC), pages 665 - 670, October 2004.
13. Y-J. Kwon, B. Mathew, and H. Hao. FakeFault: A Silicon Debug Software Tool for Microprocessor Embedded Memory Arrays. In Proceedings IEEE International Test Conference (ITC), pages 727-732, October 1998.
14. W K. Lam. Hardware Design Verification: Simulation and Formal Method-Based Approaches. Prentice Hall, 2005.
15. R. Leatherman and N. Stollon. An Embedded Debugging Architecture for SOCs. IEEE Potentials, 24(1):12-16, February 2005.
16. C. MacNamee and D. Heffernan. Emerging On-chip Debugging Techniques for Real-Time Embedded Systems. IEE Computing & Control Engineering Journal, 11(6):295-303, December 2000.
17. K. Morris. On-Chip Debugging - Built-in Logic Analyzers on your FPGA. Journal of FPGA and Structured ASIC, 2(3), January 2004.
18. K. Parker. The Boundary-Scan Handbook: Analog and Digital. Kluwer Academic Publishers, 2nd edition, 1998.
19. J. Solden and R. Anderson. IC Failure Analysis: Techniques and Tools for Quality and Reliability Improvement. Proceedings of the IEEE, 81(5):703-715, May 1993.
20. D. Vallett. IC Failure Analysis: The Importance of Test and Diagnostics. IEEE Design and Test of Computers, 14(4):76-82, July 1997.
21. B. Vermeulen, M. Urfianto, and S. Goel. Automatic Generation of Breakpoint Hardware for Silicon Debug. In Proceedings ACM/IEEE Design Automation Conference (DAC), pages 514-517, June 2004.
22. B. Vermeulen, T. Waayers, and S. K. Goel. Core-Based Scan Architecture for Silicon Debug. In Proceedings IEEE International Test Conference (ITC), pages 638 - 647, October 2002.