Soft error rate analysis for sequential circuits

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 1436-1441

  Miskov Zivanov, Natasa ^a   Marculescu, Diana ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; ELECTRIC FAULT CURRENTS; SEQUENTIAL CIRCUITS; TRANSIENT ANALYSIS; VOLTAGE CONTROL;

CLOCK CYCLES; SYMBOLIC FRAMEWORKS;

ERROR ANALYSIS;

EID: 34548139866     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364500     Document Type: Conference Paper

References (12)

1. S. Mitra, N. Seifert, M. Zhang, Q. Shi, and K. S. Kim. Robust System Design with Built-in Soft-Error Resilience. In IEEE Computer Magazine, Vol. 28, No. 2, pp. 43-52, February 2005.
2. R. C. Baumann. Soft Errors in Advanced Computer Systems. In IEEE Design and Test of Computers, Vol. 22, Issue 3, 2005.
3. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. In Proc. of International Conference on Dependable Systems and Networks, pp. 389-398, 2002.
4. J. F. Ziegler et al. IBM experiments in Soft Fails in Computer Electronics (1978-1994). In IBM Journal of Research and Development, Vol 40, pp. 3-18, 1996.
5. N. Miskov-Zivanov, D. Marculescu. MARS-C: Modeling and Reduction of Soft Errors in Combinational Circuits. In Proc. of Design Automation Conference (DAC'06), pp. 767-772, July 2006.
6. G. Asadi and M. B. Tahoori. Soft Error Modeling and Protection for Sequential Elements. In Proc. of IEEE Symposium on Defect and Fault Tolerance (DFT) in VLSI Systems, pp. 463-471, October 2005.
7. P. Dodd. Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics. In Proc. of the IEEE Transactions on Nuclear Science, Vol. 50, No. 3, pp. 583-602, June 2003.
8. D. Marculescu, R. Marculescu, and M. Pedram. Trace-Driven Steady-State Probability Estimation in FSMs with Application to Power Estimation. In Proc. of IEEE Design, Automation and Test in Europe Conf. (DATE), February 1998.
9. G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Markovian Analysis of Large Finite State Machines. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 15, No. 12, pp. 1479-1493, December 1996.
10. C. Y. Tsui, J. Monteiro, M. Pedram, S. Devadas, and A. M. Despain. Power Estimation Methods for Sequential Logic Circuits. In Proc. of the IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 3, No. 3, pp. 404-416, September 1995.
11. Berkeley Predictive Technology Model (BPTM): http://www-device. eecs.berkeley.edu/~ptm.
12. I. Sutherland, B. Sproull and D. Harris. Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann Publishers, Inc., pp.5-15, pp. 63-73,1999.