-
1
-
-
0142184763
-
Cost-Effective Approach for Reducing Soft Error Failure Rate in Logic Circuits
-
ITC, pp
-
K. Mohanram and N. A. Touba. Cost-Effective Approach for Reducing Soft Error Failure Rate in Logic Circuits. In Proc. of International Test Conference (ITC), pp. 893-901, 2003.
-
(2003)
Proc. of International Test Conference
, pp. 893-901
-
-
Mohanram, K.1
Touba, N.A.2
-
2
-
-
21244491597
-
Soft Errors in Advanced Computer Systems
-
R. C. Baumann. Soft Errors in Advanced Computer Systems. In IEEE Design and Test of Computers, Vol. 22, Issue 3, 2005.
-
(2005)
IEEE Design and Test of Computers
, vol.22
, Issue.3
-
-
Baumann, R.C.1
-
3
-
-
0022769976
-
Graph-Based Algorithms for Boolean Function Manipulation
-
August
-
R. E. Bryant. Graph-Based Algorithms for Boolean Function Manipulation. In IEEE Transaction on Computers, C-35-8, pp. 677-691, August 1986.
-
(1986)
IEEE Transaction on Computers
, vol.C-35-8
, pp. 677-691
-
-
Bryant, R.E.1
-
4
-
-
85165849361
-
-
R. I. Bahar, E. A. Frohm, C. M. Gaona, G. D. Hachtel, E. Macii, A. Pardo, F. Somenzi. Algebraic Decision Diagrams and Their Applications. In Proc. of ACM/IEEE International Conference on Computer Aided Design (ICCAD), pp. 188-191, November 1993.
-
R. I. Bahar, E. A. Frohm, C. M. Gaona, G. D. Hachtel, E. Macii, A. Pardo, F. Somenzi. Algebraic Decision Diagrams and Their Applications. In Proc. of ACM/IEEE International Conference on Computer Aided Design (ICCAD), pp. 188-191, November 1993.
-
-
-
-
5
-
-
85165843242
-
-
C. Zhao, X. Bai, and S. Dey. A Scalable Soft Spot Analysis Methodology for Noise Effects in Nano-meter Circuits. In Proc. of ACM/IEEE Design Automation Conference (DAC), pp. 894-899, June 2004.
-
C. Zhao, X. Bai, and S. Dey. A Scalable Soft Spot Analysis Methodology for Noise Effects in Nano-meter Circuits. In Proc. of ACM/IEEE Design Automation Conference (DAC), pp. 894-899, June 2004.
-
-
-
-
7
-
-
33646909420
-
Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits
-
March
-
Y. S. Dhillon, A. U. Diril, and A. Chatterjee. Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits. In Proc. of Design, Automation and Test in Europe (DATE), pp. 288-293, March 2005.
-
(2005)
Proc. of Design, Automation and Test in Europe (DATE)
, pp. 288-293
-
-
Dhillon, Y.S.1
Diril, A.U.2
Chatterjee, A.3
-
8
-
-
85165859065
-
-
S. Krishnaswamy, G. F. Viamonte, I. L. Markov, and J. P. Hayes. Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices. In Proc. of Design, Automation and Test in Europe (DATE), pp. 282-287, March 2005.
-
S. Krishnaswamy, G. F. Viamonte, I. L. Markov, and J. P. Hayes. Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices. In Proc. of Design, Automation and Test in Europe (DATE), pp. 282-287, March 2005.
-
-
-
-
9
-
-
84944062057
-
-
th IEEE International On-Line Testing Symposium, IOLTS'03, pp. 11-115, July 2003.
-
th IEEE International On-Line Testing Symposium, IOLTS'03, pp. 11-115, July 2003.
-
-
-
-
11
-
-
85165863689
-
-
P. Liden, P. Dahlgren, R. Johansson, and J. Karlsson. On Latching Probability of Particle Induced Transients in Combinational Networks. In Proc. of Fault-Tolerant Computing Symposium, pp. 340-349, 1994.
-
P. Liden, P. Dahlgren, R. Johansson, and J. Karlsson. On Latching Probability of Particle Induced Transients in Combinational Networks. In Proc. of Fault-Tolerant Computing Symposium, pp. 340-349, 1994.
-
-
-
-
12
-
-
0031373956
-
Attenuation of Single Event Induced Puises in CMOS Combinational Logic
-
December
-
M. P. Baze and S. P. Buehner. Attenuation of Single Event Induced Puises in CMOS Combinational Logic. In IEEE Transaction on Nuclear Science, Vol. 44, No. 6, pp. 2217-2223, December 1997.
-
(1997)
In IEEE Transaction on Nuclear Science
, vol.44
, Issue.6
, pp. 2217-2223
-
-
Baze, M.P.1
Buehner, S.P.2
-
17
-
-
0003510274
-
-
Morgan Kaufmann Publishers, Inc, pp
-
I. Sutherland,B. Sproull and D. Harris. Logical Effort: Designing FastCMOS Circuits. Morgan Kaufmann Publishers, Inc., pp.5-15, 63-73, 1999.
-
(1999)
Logical Effort: Designing FastCMOS Circuits
-
-
Sutherland, I.1
Sproull, B.2
Harris, D.3
|