Fixed priority scheduling for reducing overall energy on variable voltage processors

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2004, Pages 309-318

  Quan, Gang ^a   Niu, Linwei ^a   Hu, Xiaobo Sharon ^b   Mochocki, Bren ^b  

^a UNIVERSITY OF SOUTH CAROLINA   (United States)

^b UNIVERSITY OF NOTRE DAME   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC VOLTAGE SCALING (DVS); EARLIEST DEADLINE FIRST (EDF); ENERGY COSTS; FIXED PRIORITY (FP);

CMOS INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; LEAKAGE CURRENTS; MATHEMATICAL MODELS; REAL TIME SYSTEMS; SCHEDULING;

ELECTRIC POTENTIAL;

EID: 21644465471     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/REAL.2004.23     Document Type: Conference Paper

References (30)

1. ITRS, International Technology Roadmap for Semiconductors. Austin, TX.: International SEMATECH, http://public.itrs.net/.
2. C. Neau and K. Roy, "Optimal body bias selection for leakage improvement and process compensation over different technology generations," ISLPED, pp. 116-121, 2003.
3. S. Duarte, Y. Tsai, N. Vijaykrishnan, and M. Irwin, "Evaluating run-time techniques for leakage power reduction," VLSID'02, 2002.
4. B. H. Calhoun, F. A. Honore, and A. Chandrakasan, "Design methodology for fine-grained leakage control in mtc-mos," ISLPED, pp. 104-109, 2003.
5. M. Johnson, D. Somasekhar, and K. Roy, "Leakage control with efficient use of transistor stacks in single threshold cmos," DAC, pp. 442-445, 1999.
6. J. Halter and F. Najm, "A gate-level leakage power reduction method for ultra low power cmos circuits," CICC, pp. 475-478, 1997.
7. F. Assaderaghi, D. Sinitsky, S. A. Parke, J. Bokor, P. Ko, and C. Hu, "Dynamic threshold-voltage mosfet (dtmos) for ultra-low voltage vlsi, " IEEE Trans. on Elec. Dev., vol. 44, no. 3, pp. 414-422, Mar 1997.
8. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced cpu energy," IEEE Annual Foundations of Comp. Sci., pp. 374-382, 1995.
9. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," ISLPED, pp. 197-202, August 1998.
10. H. Aydin, R. Melhem, D. Mosse, and P. Alvarez, "Dynamic and aggressive scheduling techniques for power aware real-time systems," IEEE Real-Time System Symposium, 2001.
11. P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for low-power embedded operating systems," in 18th ACM Symposium on Operating Systems Principles, 2001.
12. Y. Shin and K. Choi, "Power conscious fixed priority scheduling for hard real-time systems," DAC, pp. 134-139, 1999.
13. Y. Shin, K. Choi, and T. Sakurai, "Power optimization of real-time embedded systems on variable speed processors," International Conference on Computer-Aided Design, pp. 365-368, 2000.
14. G. Quan and X. S. Hu, "Energy efficient fixed-priority scheduling for real-time systems on voltage variable processors," DAC, pp. 828-833, 2001.
15. G. Quan and X. Hu, "Minimum energy fixed-priority scheduling for variable voltage processors," 2002 European Design and Test Conference, 2002.
16. H.-S. Yun and J. Kim, "On energy optimal voltage scheduling for fixed-prioirty hard real-time systems," ACM Transactions on Embedded Computing Systems, vol. vol 2, 2003.
17. W. Kim, J. Kim, and S.L.Min, "Dynamic voltage scaling algorithm for fixed-priority real-time systems using work-demand analysis," ISLPED, 2003.
18. Y. Lee, K. Reddy, and C. Krishna, "Scheduling techniques for reducing leakage power in hard real-time systems," ECRTS, 2003.
19. S. Irani, S. Shukla, and R. Gupta, "Algorithms for power savings," ISDA, 2003.
20. R. Jejurikar, C. Pereira, and R. Gupta, "Leakage aware dynamic voltage scaling for real-time embedded systems," DAC, pp. 275-280, 2004.
21. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard real-time environment," Journal of the ACM, vol. 17, no. 2, pp. 46-61, 1973.
22. J. Liu, Real-Time Systems. NJ: Prentice Hall, 2000.
23. R. Davis and A. Burns, "Optimal priority assignment for aperiodic tasks with firm deadlines in fixed-priority preemptive systems," Information Processing Letters, vol. 53, no. 5, pp. 249-254, 1995.
24. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power cmos digital design," IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473-484, April 1992.
25. S. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microporcessor under dynamic workloads," ICCAD, 2002.
26. D.Duarte, N.Vijaykrishnan, MJ.Irwin, H.-S. Kim, and G.McFarland, "Impact of scaling on the effectiveness of dynamic power reduction schemes," ICCD, 2002.
27. Intel, PXA250 and PXA210 Applications Processors Design Guide. Intel, 2002.
28. H. Chetto and M. Chetto, "Some results of the earliest deadline scheduling algorithm," IEEE Transction On Software Engineering, vol. 15, 1989.
29. B. Mochocki, X. Hu, and G. Quan, "A realistic variable voltage scheduling model for real-time applications," IEEE/ACM 2002 International Conference on Computer Aided Design, 2002.
30. R. Jejurikar and R. Gupta, "procrastination scheduling in fixed priority real-time systems," LCTES, 2004.