A 1-V 12-bit switched-opamp pipelined ADC with power optimization

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 5359-5362

  Nabavi, Mohammad Reza ^a   Lotfi, Reza ^a  

^a FERDOWSI UNIVERSITY OF MASHHAD   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; ELECTRIC POTENTIAL; ELECTRIC POWER UTILIZATION; OPTICAL RESOLVING POWER; SIGNAL TO NOISE RATIO; SWITCHING SYSTEMS;

ADC DESIGN; COMPENSATION CAPACITORS; POWER OPTIMIZATION; SWITCHED-OPAMP (SO) CONVERTERS;

ANALOG TO DIGITAL CONVERSION;

EID: 34547463589     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. International Technology Roadmap for Semiconductors, Semiconductor Industry Association, 1999.
2. T, B. Cho, P.R.Gray, "A 10 b, 20Ms/s, 35mW Pipeline A/D Converter," IEEE J. Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.
3. A. Abo, P. R. Gray, '"A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," in IEEE Journal of Solid-State Circuits, vol.30, pp. 166-172, Mar.1999.
4. M. Dessouky and A. Kaiser, "Verylow-voltage digital-audio modulator with 88-dB dynamic range using local switch bootstrapping," IEEE J. Solid-State Circuits, vol. 36, pp. 349-355, Mar. 2001.
5. J. Crols and M. Steyaert, ''Switched opamp: An approach to realize full CMOS SC circuits at very low supply voltages, " IEEE J. Solid-State Circuits, vol. 29, pp. 936-942, Aug. 1994.
6. M. Waltari and K. Halonen, "1-V.9-bit pipelined switched-opamp, " IEEE J. Solid-State. Circuits, vol. 36, pp. 129-134, Jan. 2001.
7. Dong-Young Chang and Un-Ku Moon, "A 1.4-V 10-bit 25-MS/s Pipelined ADC Using Opamp-Reset Switching Technique." IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 8, AUGUST 2003.
8. R.Lotfi, et.al, "A low-power design methodology for high-resolution pipelined analog-to-digital converters," Proc. of ACM/IEEE Intl. Symp. on Low-Power Electronics and Design, ISLPED, pp. 334-339, 2003.
9. V. Peluso, et al, '"A'900-mV low-power ∑Δ A/D converter with 77-dB dynamic range," IEEE J. Solid-State Circuits, vol. 33, pp. 1887-1897, Dec. 1998.
10. M. Waltari and K. Halonen, "An 8-bit low-voltage pipelined ADC utilizing switched-opamp technique," in Proc. ESSCIRC99., Sept. 1999, pp. 174-177.
11. R. Lotfi, et.al, "Low-Power Design Techniques for Low-Voltage Fast-Settling Operational Amplifiers in Switched-Capacitor Applications," in Integration Journal, the VLSI, Elsevier Publisher, vol.36/4, pp. 175-189, 2003.
12. I. Mehr, L. Singer,"A 55-mW, 10-bit, 40-MSample/s nyquist-rate CMOS ADC," in IEEE Journal of Solid-State Circuits, vol.30, pp. 318-325, Mar.2000.
13. R. Lotfi, et.al, "A 1-V MOSFET-Only Fully-Differential Dynamic Comparator For Use in Low-Voltage Pipelined A/D Converters," in proceedings of Signal Circuit and Systems Conference (SCS), Romania, pp. 377-380, 2003.