The mythical CCM: In search of usable (and resuable) FPGA-based general computing machines

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2006, Pages 5-11

  Nelson, Brent E ^a  

^a Brigham Young University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUIT LAYOUT; PROGRAM DEBUGGING; RESPONSE TIME (COMPUTER SYSTEMS); SOFTWARE ENGINEERING;

ROLE INTEGRATED DESIGN; SYMBOLIC HARDWARE DEBUGGING;

COMPUTER ARCHITECTURE;

EID: 34547452665     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2006.65     Document Type: Conference Paper

References (21)

1. R. Amerson, R. Carter, B. Culbertson, P. Kuekes, and G. Snider. Teramac-configurable custom computing. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 32-38, Napa, CA, Apr. 1995.
2. R. Amerson, R. Carter, W. Culbertson, P. Kuekes, G. Snider, and A. L. Plasma: An FPGA for million gate systems. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, Feb. 1996.
3. P. Bellows and B. L. Hutchings. JHDL - an HDL for reconfigurable systems. In J. M. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 175-184, Napa, CA, Apr. 1998.
4. P. Bertin, D. Roncin, and J. Vuillemin. Introduction to programmable active memories. Technical Report 3, Digital Equipment Corporation Paris Research Laboratory, June 1989.
5. P. Bertin, D. Roncin, and J. Vuillemin. Programmable active memories: a performance assessment. In G. Borriello and C. Ebeling, editors, Research on Integrated Systems: Proceedings of the 1993 Symposium, pages 88-102, 1993.
6. W. B. Culbertson, R. Amerson, R. J. Carter, P. Kuekes, and G. Snider. Defect tolerance on the teramac custom computer. In J. M. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 116-123, Napa, CA, Apr. 1997.
7. M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, D. Sweely, and D. Lopresti. Building and using a highly parallel programmable logic array. IEEE Computer, 24(1):81-89, Jan. 1991.
8. P. Graham, B. Hutchings, and B. Nelson. Improving the FPGA Design Process Through Determining and Applying Logical-to-Physical Design Mappings. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'2000), April 2000.
9. P. Graham, B. Nelson, and B. Hutchings. Instrumenting Bit-streams for Debugging FPGA Circuits. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2001), April 2001.
10. P. S. Graham. Logical Hardware Debuggers for FPGA-Based Systems. PhD thesis, Brigham Young University, 2001.
11. K. S. Hemmert, J. L. Tripp, B. L. Hutchings, and P. A. Jackson. Source level debugger for the sea cucumber synthesizing compiler. In K. L. Pocek and J. M. Arnold, editors, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 03), pages 228-237. IEEE Computer Society, IEEE Computer Society Press, April 2003.
12. B. Hutchings, P. Bellows, J. Hawkins, S. Hemmert, B. Nelson, and M. Rytting. A cad suite for high-performance fpga design. In K. L. Pocek and J. M. Arnold, editors, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, page n/a, Napa, CA, April 1999. IEEE Computer Society, IEEE.
13. B. Hutchings and B. Nelson. Using General-Purpose Programming Languages for FPGA Design. In Proceedings of the 37th Design Automation Conference, pages 561-566, June 2000.
14. B. Hutchings and B. Nelson. Unifying Simulation and Execution in a Design Environment for FPGA Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(1):201-205, February 2001.
15. B. Hutchings, B. Nelson, and M. J. Wirthlin. Designing and Debugging Custom Computing Applications. IEEE Design & Test of Computers, 17(1):20-28, January 2000.
16. W. J. Landaker, M. J. Wirthlin, and B. L. Hutchings. Multitasking hardware on the SLAAC1-V reconfigurable computing system. In Proceedings of the 12th International Workshop on Field Programmable Logic and Applications, volume 2438 of Lecture Notes in Computer Science, page 806. Springer-Verlag, September 2002.
17. E. Roesler and B. Nelson. Debug Methods for Hybrid CPU/FPGA Systems. In Proceedings of The First IEEE International Conference on Field-Programmable Technology (FPT), pages 243-251, December 2002.
18. A. Slade and B. Nelson. Reconfigurable Computing Application Frameworks. In K. L. Pocek and J. M. Arnold, editors, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '03). IEEE Computer Society, IEEE Computer Society Press, April 2003.
19. J. L. Tripp, P. A. Jackson, and B. L. Hutchings. Sea cucumber: A synthesizing compiler for FPGAs. In Proceedings of the 12th International Workshop on Field Programmable Logic and Applications, volume 2438 of Lecture Notes in Computer Science, page 875. Springer-Verlag, September 2002.
20. T. Wheeler, P. Graham, B. Nelson, and B. Hutchings. Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification. In Proceedings of the 11th International Workshop on Field Programmable Logic and Applications, volume 2147 of Lecture Notes in Computer Science, pages 483-492. Springer-Verlag, August/September 2001.
21. M. Wirthlin and B. McMurtrey. IP delivery for FPGAs using applets and JHDL. In B. Ackland, editor, Proceedings of the 39th Design Automation Conference, pages 2-7, 2002.