Reconfigurable computing application frameworks

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn 2003-January, Issue , 2003, Pages 251-260

  Slade, A L ^a   Nelson, B E ^a   Hutchings, B L ^a  

^a BRIGHAM YOUNG UNIVERSITY   (United States)

Author keywords

Application software; Application specific integrated circuits; Computer aided manufacturing; Computer applications; Design automation; Electronic design automation and methodology; Field programmable gate arrays; Hardware; Random access memory; Software design

Indexed keywords

APPLICATION PROGRAMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; AVAILABILITY; COMPUTER AIDED DESIGN; COMPUTER AIDED LOGIC DESIGN; COMPUTER AIDED MANUFACTURING; COMPUTER APPLICATIONS; COMPUTER HARDWARE; COMPUTER INTEGRATED MANUFACTURING; COMPUTERS; HARDWARE; INTEGRATED CIRCUIT DESIGN; LOGIC GATES; RANDOM ACCESS STORAGE; RECONFIGURABLE ARCHITECTURES; SIGNAL RECEIVERS; SOFTWARE DESIGN;

APPLICATION DEVELOPMENT; CONFIGURABLE COMPUTING; DESIGN AUTOMATIONS; ELECTRONIC DESIGN AUTOMATION AND METHODOLOGIES; GENERAL-PURPOSE COMPUTING; HARDWARE CONFIGURATIONS; RANDOM ACCESS MEMORY; RE-CONFIGURABLE COMPUTING APPLICATIONS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84942935350     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.2003.1227260     Document Type: Conference Paper

References (14)

1. P. Bellows and B. L. Hutchings. JHDL - an HDL for reconfigurable systems. In J. M. Arnold and K. L. Pocek, editors, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 175-184, Napa, CA, April 1998. IEEE Computer Society, IEEE Computer Society Press.
2. I. M. Bland and G. Megson. The systolic array genetic algorithm, an example of systolic arrays as a reconfigurable design methodology. In K. Pocek and J. Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 260-261, Napa Valley, CA, USA, 1998.
3. P. W. Foulk. Data-folding in SRAM configurable FPGAs. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 163-171, Napa, CA, Apr. 1993.
4. P. S. Graham. Logical Hardware Debuggers for FPGA-based Systems. PhD thesis, Brigham Young University, Provo, UT, USA, December 2001.
5. D. T. Hoang. Searching genetic databases on Splash 2. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 185-191, Napa, CA, Apr. 1993.
6. B. L. Hutchings, P. Bellows, J. Hawkins, S. Hemmert, B. Nelson, and M. Rytting. A CAD suite for high-performance FPGA design. In J. M. Arnold and K. L. Pocek, editors, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 12-24, Napa, CA, April 1999. IEEE Computer Society, IEEE Computer Society Press.
7. B. L. Hutchings and B. E. Nelson. Unifying simulation and execution in a design environment for FPGA systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9:201-205, February 2001.
8. F. J. Kurdahi, N. Bagherzadeh, P. Athanas, and J. L. Munoz. Guest editors' introduction: Configurable computing. IEEE Design & Test of Computers, 17(1):17-19, January-March 2000.
9. W. J. Landaker. Using hardware context-switching to enable a multitasking reconfigurable computer system. Master's thesis, Brigham Young University, Provo, UT, USA, August 2002.
10. R. J. Lipton and D. Lopresti. A systolic array for rapid string comparison. In H. Fuchs, editor, 1985 Chapel Hill Conference on VLSI, pages 363-376. Computer Science Press, 1985.
11. D. R. Olsen, Jr. Developing User Interfaces. Morgan Kaufmann, 1998.
12. S. Salamone. Is acceleration hardware the wave of the future? Bio-IT World, July 2002.
13. J. Villasenor and B. L. Hutchings. The flexibility of configurable computing. IEEE Signal Processing Magazine, 15:67-84, September 1998.
14. M. J. Wirthlin and B. L. Hutchings. Improving functional density through run-time constant propagation. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pages 86-92, Monterey, CA, Feb. 1997.