Multi-core design automation challenges

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 760-764

  Darringer, John A ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Design automation; Floorplanning; Multi core systems; Performance analysis; Power estimation; Thermal analysis; Verification

Indexed keywords

DESIGN AUTOMATION; MULTI CORE SYSTEMS; PERFORMANCE ANALYSIS;

AUTOMATION; COMPUTER ARCHITECTURE; LOGIC DESIGN; POWER CONTROL; THERMOANALYSIS; VERIFICATION;

MICROPROCESSOR CHIPS;

EID: 34547351504     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375266     Document Type: Conference Paper

References (11)

1. J. M. Tendler, J. S. Dodson, J. S. Fields, Jr., H. Le, and B. Sinharoy, "POWER4 system microarchitecture", IBM Journal of R&D, Vol. 46, No. 1, 2002, pp. 5-26.
2. B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Jovner. "POWER5 system microarchitecture", IBM Journal of R&D, Vol. 49, No. 4/5, 2005, pp. 505-522.
3. D. Pham, Asano, S. Bolliger.M. Day, M.N. Hofstee, H.P. Johns, C. Kahle, J. Kameyama, A. Keaty, J. Masubuchi, Y. Riley, M. Shippy, D. Stasiak, D. Suzuoki, M. Wang, M. Warnock, J. Weitzel, S. Wendel, D. Yamazaki, T. Yazawa, K. "The Design and Implementation of a First-Generation CELL Processor". In ISSCC Digest of Technical Papers. San Francisco, CA, February 2005 pp. 184-5
4. J. Koehl, D. Lackey, G. Doerre, "IBM's 50M Gate ASICs", Proceedings of the ASP-DAC 2003. Japan, January 2003 pp. 628-634
5. A.L. Varbanescu, H. Sips and A. van Gemund. "Semi-Static Performance Prediction for MPSoC Platforms", In Proc. of the 12th International Workshop on Compilers for Parallel Computers (CPC 2006), A Coruna, Spain, January 2006.
6. P. Bohrer, J. Peterson, M. Elnozahy, R. Rjamony, A. Gheith, R. Rockhold, C. Lefurgy, H. Shafi, T. Nakra, R. Simpson, E. Speight, K. Sudeep, E. Van Hensbergen, and L. Zhang, "Mambo: A full system simulator for the PowerPC architecture". SIGMETRICS Performance Evaluation Review, March 2004, pp. 8-12.
7. Nagu Dhanwada, Reinaldo A. Bergamaschi, William W. Dungan, Indira Nair, Paul Gramann. "Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems", Design Automation for Embedded Systems, Vol. 10, No. 2-3, September 2005, pp. 105-125.
8. A. Goel, W. R. Lee, "Formal verification of an IBM CoreConnect processor local bus arbiter core." In Proceedings of the 37th Conference on Design Automation, June, 2000.
9. S.M. German, "Formal Design of Cache Memory Protocols in IBM.'". Formal Methods in System Design, 2003, pp. 133-141.
10. S. Park and D.L. Dill, "Verification of Cache Coherence Protocols by Aggregation of Distributed Transactions". Theory of Computing Systems, 1998, pp. 355-376.
11. Xiaofang Chen, Yu Yang, Ganesh Gopalakrishnan, and Ching-Tsun Chou, "Reducing Verification Complexity of a Multicore Coherence Protocol Using Assume/Guarantee," Formal Methods in Computer Aided Design (FMCAD), IEEE, San Jose, November 2006, pp. 81-88.