Fine grained multi-threshold CMOS for enhanced leakage reduction

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 3850-3853

  Deogun, Harmander S ^a   Sylvester, Dennis ^a   Nowka, Kevin ^b  

^a Department of Ecology and Evolutionary Biology   (United States)

^b IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA ACQUISITION; ENERGY CONSERVATION; GATING AND FEEDING; LEAKAGE CURRENTS; SCALING LAWS;

LOW-POWER APPLICATIONS; MULTI-THRESHOLD CMOS (MTCMOS); POWER-PERFORMANCE;

CMOS INTEGRATED CIRCUITS;

EID: 34547348306     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. International Technology Roadmap for Semiconductors, http://public.itrs. net
2. S. Borkar. "Design Challenges of Technology Scaling," IEEE Micro, Vol. 19, No. 4, PP 23-29, 1999
3. K. Bernstein, et. al, "Design and CAD challenges in sub-90 nm CMOS Technologies," International Conference on Computer Aided Design, pp 129-136, Nov. 2003.
4. S. Mutoh, et al, "A 1-V Power Supply High-Speed Digital Circuit Technology with Multi-Threshold Voltage CMOS," IEEE Journal of Solid State Circuits, Vol. SC-30, pp. 847-854; Aug. 1995.
5. S. Kim, S. Kosonocky and D. Knebel. "Understanding and Minimizing Ground Bounce During Mode Transistion of Power Gating Structures," International Symposium on Low Power Electronics and Design, pp. 22-25, 2003.
6. S. Henzler, et al. "Sleep Transistor Circuits for Pine-Grained Power Switch-off with Short Power-Down Times," International Solid State Circuits Conference, pp. 302-303, 2005.
7. S. Kim, S. Kosonocky, D. Knebel and K. Stawiasz. "Experimental Measurement of A Novel Power Gating Structure with IntermediatePower Saving Mode," International Symposium on Low Power Electronics and Design, pp. 20-25, 2004.