A low-power crossroad switch architecture and its core placement for network-on-chip

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2005, Pages 375-380

  Chang, Kuei Chung ^a   Shen, Jih Sheng ^b   Chen, Tien Fu ^b  

^a WUFENG INSTITUTE OF TECHNOLOGY   (Taiwan)

^b NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

Application specific; Low Power; Networks On Chip; Systems On Chips

Indexed keywords

COMPUTER SYSTEMS; ENERGY EFFICIENCY; MICROPROCESSOR CHIPS; OPTIMIZATION; POWER ELECTRONICS;

APPLICATION SPECIFIC; LOW-POWER; NETWORKS ON CHIP; SYSTEM ON CHIPS;

ELECTRIC SWITCHES;

EID: 28444447738     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1077603.1077693     Document Type: Conference Paper

References (13)

1. N. K. Bambha and S. S. Bhattacharyya. Joint application mapping/interconnect synthesis techniques for embedded chip-scale multiprocessors. IEEE Transaction on Parallel and Distributed Systems, 16(2):99-112, Feb. 2005.
2. A. Bellaouar, I. Abu-Khater, and M. I. Elmastry. An ultra-low-power cmos on-chip interconnect architecture. In Symposium on Low Power Electronics. Digest of Technical Papers, pages 52-53, Oct. 1995.
3. D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergio, L. Benini, and G. D. Micheli. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Transaction on Parallel and Distributed Systems, 16(2):113-129, Feb. 2005.
4. J. Y. Chen, W. B. Jone, J. S. Wang, H. I. Lu, and T. F. Chen. Segmented bus design for low-power systems. IEEE Transactions on VLSI Systems, 7(1):25-29, Mar. 1999.
5. W. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of Design and Automation Conference, pages 684-689, June 2001.
6. E. V. der Tol and E. Jaspers. Mapping of mepg-4 decoding on a flexible architecture platform. In SPIE2002, pages 1-13, Jan. 2002.
7. R. E. Gomory and T. C. Hu. Multi-terminal network flows. Journal of Soc. Industrial Appl. Math., 9(4):551-569, Dec. 1961.
8. J. Hu and R. Marculescu. Energy-aware mapping for tile-based noc architectures under performance constraints. In Proceedings of Asia and South Pacific Design Automation Conference, pages 233-23, Jan. 2003.
9. J. Hu and R. Marculescu. Exploiting the routing flexibility for energy/performance aware mapping of regular noc architectures. In Proceedings of DATE Conference, Mar. 2003.
10. E. Jaspers and P. de With. Chip-set for video display of multimedia information. IEEE Transaction on Consumer Electronics, 45(3):707-716, Aug. 1999.
11. S. Murali and G. D. Micheli. Bandwidth constrained mapping of cores onto noc architectures. In Proceedings of DATE Conference, 2004.
12. J. Plosila, T. Seceleanu, and P. Liljeberg. Implementation of a self-timed segmented bus. IEEE Journals on Design and Test of Computers, 20(6):44-50, 2003.
13. Silicore Corporation. WISHBONE System-On-Chip Interconnection Architecture for Portable IP Cores, 2001.