Analysis of error control code use in ultra-low-power wireless sensor networks

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 3558-3561

  Sadeghi, Nima ^a   Howard, Sheryl ^a   Kasnavi, Soraya ^a   Iniewski, Kris ^a   Gaudet, Vincent C ^a   Schlegel, Christian ^a  

^a UNIVERSITY OF ALBERTA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; ENERGY EFFICIENCY; ERROR CORRECTION; SIGNAL ENCODING;

DECODER COMPLEXITY; ERROR CONTROL CODING (ECC);

WIRELESS SENSOR NETWORKS;

EID: 34547326044     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. S. Roundy, B. Otis, Y. H. Chee, J. Rabaey, and P. Wright, "A 1.9GHz RF Transmit Beacon using Environmentally Scavenged Energy", IEEE Int. Symposium on Low Power Elec And Devices (ISLPED), Seoul, Korea, 2003.
2. T. H. Lin, W. Kaiser, and G. Pottie, "Integrated Low-Power Communication System Design for Wireless Sensor Networks", IEEE Communications Magazine, pp. 142-150, December 2004.
3. B. Otis, Y. H. Chee, and J. Rabaey, "A 400 uW RX, 1.6mW TX Super-Regenerative Transceiver for Wireless Sensor Networks", Proceedings of the International Solid-State Circuits Conference (ISSCC), San Francisco, CA, pp. 396-397, February 2005.
4. K. Iniewski, C. Siu, S. Kilambi, S. Khan, B. Crowley, P. Mercier and C. Schlegel, "Ultra-low-power circuit and system design trade-offs for smart sensor network applications", International Conference on Information and Communication Technology (ICICT), invited, paper, Cairo, Egypt, December 2005.
5. V. Ekanayake, C. Kelly IV, R. Manohar, "An Ultra-low-power Processor for Sensor Networks", Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems, October 2004.
6. rd ACM/IEEE Int. Conf. Mobile Computing & Networking (MOBICOM) '97, Budapest, Hungary, pp. 139-150, 1997.
7. S. Mukhopadhyay, D. Panigrahi, S, Dey, "Data aware, Low cost Error correction for Wireless Sensor Networks", IEEE Wireless Comm. & Networking Conf. (WCNC) 2004, Atlanta, GA, USA, pp. 2492-2497, March, 2004.
8. S. Kasnavi, S. Kilambi, B. Crowley, K. Iniewski, B. Kaminska, "Application of error control Codes (ECC) in ultra-low-power, RF transceiver", IEEE Circuits and Systems Workshop (DCAS), Dallas, Sep. 2005.
9. T. S. Rappaport, Wireless Communications: Principles and Practice, Prentice Hall, 1996.
10. S.Y. Seidel and T.S. Rappaport, "Path Loss Prediction in Multifloored Buildings at 914 MHz", Electronics Letters, Vol. 27, no. 15, pp. 1384-1387, July 1991.
11. th ed., McGraw-Hill, New York, NY, 2001.
12. T. S. Fill, P. G. Gulak, "An assessment of VLSI and embedded software implementations, for Reed-Solomon decoders", IEEE Workshop on Signal Processing Systems, SIPS '02, pp. 99-102, Oct. 2002.
13. M. Kawokgy, C. A. T. Salama, "Low-Power Asynchronous Viterbi Decoder for Wireless, Applications", Intl. Sym, on Low Power Electronics and Design, ISLPED '04, pp. 286-289, 2004.
14. th European Solid-State Circuits Conference, ESSCIRC '03, pp. 723-726, Sept. 2003.
15. C. Winstead, N. Nguyen, V. Gaudet, C. Schlegel, "Low-Voltage CMOS Circuits for Analog Iterative Decoders", IEEE Trans. Circuits and Systems I: Regular Papers, in press, Sept. 2005.
16. C. Winstead, "Analog Iterative Error Control Decoders", thesis of Doctor of Philosophy, Dept. of Electrical & Computer Engineering, University of Alberta 2004.
17. C. Winstead, C. Schlegel, and V.C. Gaudet, "CMOS Analog Decoder for (256, 121) Block Turbo Code." IEEE Journal of Solid-State Circuit, April 2005.
18. D. Vogrig, A. Gerosa, A. Neviani, A. Graell i Amat, G. Montorsi, S. Benedetto, "A 0-35-μm CMOS Analog Turbo, Decoder for the 40-bit Rate 1/3 UMTS Channel Code", IEEE Journal of Solid-State Circuits, vol. 40, no. 3, pp. 753-762, March 2005.
19. A.J. Blanksby, C.J., Howland, "A 690-mW 1-Gb/s 1024-b, Rate-1/2 Low-Density Parity-Check Code Decoder", IEEE Journal of Solid-State Circuits, vol. 37, no. 3, pp. 404-412, March 2002.
20. S. Hemati, A.H. Banihashemi, C. Plett, "An 80-Mb/s 0.18-μm CMOS Analog Min-Sum Iterative Decoder for a (32, 8, 10) LDPC Code, IEEE Custom Integrated Circuits Conference (CICC) 2005, San Jose, CA, USA, Sept. 18-21, 2005.
21. L.R. Bahl, J. Cocke, F. Jelinek, J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate", IEEE Trans. Information Theory, vol. 20, pp. 284-287, March 1974.