Multilevel flash memory on-chip error correction based on trellis coded modulation

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 1443-1446

  Fei, Sun ^a   Devarajan, Siddharth ^a   Rose, Ken ^a   Tong, Zhang ^a  

^a RENSSELAER POLYTECHNIC INSTITUTE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ERROR CORRECTION; MICROPROCESSOR CHIPS; PHASE MODULATION; SILICON; TRELLIS CODES;

MEMORY STORAGE; MULTILEVEL FLASH MEMORY; OPERATION LATENCY; TRELLIS CODED MODULATION (TCM);

FLASH MEMORY;

EID: 34547312255     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. B. Ricco et al., "Nonvolatile multilevel memories for digital applications," Proceedings of the IEEE, vol. 86, pp. 2399-2423, Dec. 1998.
2. S. Gregori, A. Cabrini, O. Khouri, and G. Torelli, "On-chip error correcting techniques for new-generation Flash memories," Proceedings of the IEEE, vol. 91, pp. 602-616, April 2003.
3. A. Silvagni, G. Fusillo, R. Ravasio, M. Picca, and S. Zanardi, "An overview of logic architectures inside Flash memory devices," Proceedings of the IEEE, vol. 91, pp. 569-580, April 2003.
4. D. Rossi, C. Metra, and B. Ricco, "Fast and compact error correcting scheme for reliable multilevel Flash memories," in Proc. of the Eighth IEEE International On-Line Testing Workshop, July 2002, pp. 221-225.
5. G. Ungerboeck, "Trellis-coded modulation with redundant signal sets Part I, II," IEEE Communications Magazine, vol. 25, pp. 5-21, Feb. 1987.
6. G. Atwood, A. Fazio, D. Mills, and B. Reaves, "Intel strataflash™ memory technology overview," Intel Technology Journal, pp. 1-8, 4th Quarter 1997.
7. L. F Wei, "Trellis-coded modulation with multidimensional constellations," IEEE Transactions on Information Theory, vol. 33, pp. 483-501, July 1987.
8. C. Calligaro, R. Gastaldi, A. Manstretta, and G. Torelli, "A high-speed parallel sensing scheme for multi-level non-volatile memories," in Proc. of International Workshop on Memory Technology, Design and Testing, Aug. 1997, pp. 96-101.
9. G. Fettweis and H. Meyr, "High-speed parallel Viterbi decoding: algorithm and VLSI-architecture," IEEE Communications Magazine, vol. 29, pp. 46-55, May 1991.