Analyzing fault models for reversible logic circuits

2006 IEEE Congress on Evolutionary Computation, CEC 2006

Volumn , Issue , 2006, Pages 2422-2427

  Zhong, Jing ^b   Muzio, Jon C ^a,b  

^a IEEE   (Canada)

^b UNIVERSITY OF VICTORIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CROSSPOINT FAULTS; FAULT MODELS; REVERSIBLE CIRCUITS;

ALGORITHMS; COMPUTER SIMULATION; MATHEMATICAL MODELS;

LOGIC CIRCUITS;

EID: 34547280956     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. M. Abramovici, M. A. Breuer, A. D. Friedman, Digital Systems Testing and Testable Design, Revised Printing, IEEE Press, New York, 1995
2. th International Symposium on Representations and Methodology of Future Computing Technologies, 2005
3. A. Agrawal, N. K. Jha, Synthesis of Reversible Logic, Proceedings of Design, Automation and Test in Europe Conference and Exhibition, 2, pp. 1384-1385, 2004
4. A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J. Smolin, H. Weinfurter, Elementary Gates for Quantum Computation, Phys Rev A. 52(5), pp. 3457-3467, 1995
5. C. H. Bennett, Logical Reversibility of Computation, IBM Journal of Research and Development, 17, pp. 525-532, 1973
6. J. D. Biamonte, J. Allen, M. Lukac, M. Perkowski, Principles of Quantum Fault Detection, McNair Research Journal, 2004
7. R. Feynman, Quantum Mechanical Computers, Optics News, 11, pp. 11-20, 1985
8. E. Fredkin, T. Toffoli, Conservative Logic, International Journal of Theoretical Physics, 21, pp. 219-253, 1982
9. th Asian Test Symposium, 2004
10. D. Maslov, Reversible Logic Synthesis Benchmarks Page, www.cs.uvic.ca/~dmaslov/definitions.html, Nov. 2004
11. D. Maslov, G. W. Dueck, D. M. Miller, Templates for Toffoli Network Synthesis, International Workshop on Logic Synthesis, pp. 320-326, 2003
12. K. Nagarajan, S. Aligala, S. Ratakonda, K. Narayan, M. Perkowski, Test Generation for Quantum Circuits, Proceedings of ULSI, 2004
13. M. A. Nielsen, I. L. Chuang, Quantum Computation and Quantum Information, Cambridge University Press, New York, 2000
14. W. D. Pan, M. Nalasani, Reversible Logic, IEEE Potentials, 24,1, pp 3841, 2005
15. K. N. Patel, J. P. Hayes, I. L. Markov, Fault Testing for Reversible Circuits, IEEE Transaction on CAD, 23, pp. 1220-1230, 2004
16. A. Peres, Reversible Logic and Quantum Computers, Phys. Rev. A 32, 3266, 1985
17. D. Pierce, J. D. Biamonte, Fault Localization for Reversible Circuits, Project Report, Portland Quantum Logic Group, Jan. 2005
18. th Asian Test Symposium, pp. 422-427, 2005
19. K. Ramasamy, R. Tagare, E. Perkins, M. Perkowski, Fault Localization in Reversible Circuits is Easier than for Classical Circuits, Proceedings of International Workshop on Logic Synthesis, 2004
20. V. V. Shende, A. K. Prasad, I. L. Markov, J. P. Hayes, Reversible Logic Circuits Synthesis, IEEE/ACM International Conference on Computer Aided Design, pp. 353-360, 2002
21. th Colloquium, J. W. de Bakker and J. van Leeuwen, Eds, New York, Springer-Verlag, Lecture Notes in Computer Science, pp. 632-644, 1980