Reversible logic circuit synthesis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 353-360

  Shende, Vivek V ^a   Prasad, Aditya K ^a   Markov, Igor L ^a   Hayes, John P ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

QUANTUM COMPUTATION; REVERSIBLE LOGIC CIRCUIT; TEMPORARY STORAGE CHANNELS;

ALGORITHMS; CONSTRAINT THEORY; CRYPTOGRAPHY; DATA STORAGE EQUIPMENT; DIGITAL SIGNAL PROCESSING; ELECTRIC NETWORK SYNTHESIS; INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN; LOGIC GATES; QUANTUM ELECTRONICS;

LOGIC CIRCUITS;

EID: 0036907069     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774625     Document Type: Conference Paper

References (16)

1. A. Barenco et al., "Elementary Gates For Quantum Computation," Physical Review A, 52, 1995, pp. 3457-3467.
2. C. Bennett, "Logical Reversibility of Computation," IBM J. of Research and Development, 17, 1973, pp. 525-532.
3. S. Bettelli, L. Serafini and T. Calarco, "Toward an Architecture for Quantum Programming," Nov. 2001, http://arxiv.org/abs/cs.PL/0103009.
4. L. K. Grover, "A Framework For Fast Quantum Mechanical Algorithms," Proc. Symp. on Theory of Computing, 1998.
5. P. Kerntopf, "A Comparison of Logical Efficiency of Reversible and Conventional Gates," IWLS 2000, pp. 261-9.
6. R. Korf, "Artificial Intelligence Search Algorithms", Algorithms and Theory of Computation Handbook, CRC Press, 1999.
7. E. Lawler, "An Approach to Multilevel Boolean Minimization," JACM, 11, July 1964, pp. 283-295.
8. J. P. McGregor and R. B. Lee, "Architectural Enhancements for Fast Subword Permutations with Repetitions in Cryptographic Applications," ICCD, 2001, pp. 453-461.
9. M. Nielsen and I. Chuang, Quantum Computation and Quantum Information, Cambridge Univ. Press, 2000.
10. M. Perkowski et al., "A General Decomposition For Reversible Logic," Reed-Muller Workshop, Aug. 2001.
11. T. Sasao and K. Kinoshita, "Conservative Logic Elements and Their Universality," IEEE Trans. on Computers, 28, 1979, pp. 682-685.
12. T. Silke, "PROBLEM: register swap," December 1995, http://www.mathematik.uni-bielefeld.de/~silke/PROBLEMS/bit_swap
13. Z. Shi and R. Lee, "Bit Permutation Instructions for Accelerating Software Cryptography," IEEE Intl. Conf. on Application-specific Systems, Architectures, and Processors, July 2000, pp. 138-148.
14. T. Toffoli, "Reversible Computing," Tech. Memo MIT/LCS/TM-151, MIT Lab for Comp. Sci, 1980.
15. B. Travaglione et al. "ROM-based computation: Quantum Versus Classical," http://arxiv.org/abs/quant-ph/0109016 2001.
16. S. Younis and T. Knight, "Asymptotically Zero Energy Split-Level Charge Recovery Logic," Workshop on Low Power Design, 1994.