Leakage power reduction of embedded memories on FPGAs through location assignment

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 612-617

  Meng, Yan ^a   Sherwood, Timothy ^a   Kastner, Ryan ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Embedded memory; Leakage power; Location assignment

Indexed keywords

EMBEDDED SYSTEMS; ENERGY CONSERVATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); LEAKAGE CURRENTS; TRANSISTORS;

EMBEDDED MEMORY; LEAKAGE POWER; LOCATION ASSIGNMENT; LOGIC CELLS;

DATA STORAGE EQUIPMENT;

EID: 34547167635     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1147067     Document Type: Conference Paper

References (24)

1. Altera press releases and device data sheets. http://www.altera.com.
2. Xilinx press releases and device data sheets. http://www.xilinx.com.
3. A.Gayasen, Y.Tsai, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, and T. Tuan. Reducing leakage energy in fpgas using region-constrained placement. In FPGA, 2004.
4. J.H. Anderson, F.N. Najm, and T. Tuan. Active leakage power optimization for fpgas. In FPGA, Monterey, CA, 2004.
5. P. M. Embree and B. Kimble. C Language Algorithms for Digital Signal Processing. Prentice Hall, Englewood Cliffs, 1991.
6. P. Gupta, A. B. Kahng, P. Sharma, and D. Sylvester. Selective gate-length biasing for cost-effective runtime leakage control. In DAC, 2004.
7. M. Kandemir, M. J. Irwin, G. Chen, and I. Kolcu. Banked scratch-pad memory management for reducing leakage energy consumption. In ICCAD, San Jose, CA, 2004.
8. S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: exploiting generational behavior to reduce cache leakage power. In the 28th ISCA, Goteborg, Sweden, June 2001.
9. K. S. Khouri and N. K. Jha. Leakage power analysis and reduction during behavioral synthesis. IEEE Trans. on VLSI, 10(6), Dec. 2002.
10. N. Kim, K. Flautner, D. Blaauw, and T. Mudge. Circuit and microarchitectural techniques for reducing cache leakage power. IEEE Trans. VLSI, 12(2):167-184, Feb. 2004.
11. F. J. Kurdahi and A. C. Parker. Real: A program for register allocation. In DAC, 1987.
12. E. Kusse and J. Rabaey. Low-energy embedded fpga structures. In ISLPED, 1998.
13. D. Lee, D. Blaauw, and D. Sylvester. Gate oxide leakage current analysis and reduction for VLSI circuits. IEEE Trans. on VLSI, 12(2), Feb. 2004.
14. F. Li and L. He. Power modeling and characteristics of field programmable gate arrays. IEEE Trans. on Computer-aided design, 24(11):1712-1724, Nov. 2005.
15. F. Li, Y. Lin, L. He, and J. Cong. Low-power fpga using pre-defined dual-vdd/dual-vt fabrics. In FPGA, Monterey, CA, 2004.
16. Y. D. Liang and G. K. Manacher. An O(nlogn) algorithm for finding a minimal path cover in circular-arc graph. In ACM Conference on Computer Science, pages 390-397, 1993.
17. J. Liu and P. Chou. Optimizing mode transition sequences in idle intervals for component-level and system-level energy minimization. In ICCAD, 2004.
18. M. Mamidipaka and N. Dutt. ecacti: An enhanced power estimation model for on-chip caches. Technical Report Tech. Report TR-04-28, UC. Irvine, Sept. 2004.
19. Y. Meng, A. Brown, R. Iltis, T. Sherwood, H. Lee, and R. Kastner. Mp core: Algorithm and design techniques for efficient channel estimation in wireless applications. In DAC, 2005.
20. Y. Meng, T. Sherwood, and R. Kastner. On the limits of leakage power reduction in caches. In HPCA, 2005.
21. A. Rahman and V. Polavarapuv. Evaluation of low-leakage design techniques for field programmable gate arrays. In FPGA, 2004.
22. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE, 91(2), Feb. 2003.
23. L. Shang, A. S. Kaviani, and K. Bathala. Dynamic power consumption in Virtex-II FPGA family. In FPGA, 2002.
24. T. Tuan and B. Lai. Leakage power analysis of a 90nm FPGA. In CICC, 2003.