Memory-optimized software synthesis from dataflow program graphs with large size data samples

Eurasip Journal on Applied Signal Processing

Volumn 2003, Issue 6, 2003, Pages 514-529

  Oh, Hyunok ^a   Ha, Soonhoi ^a  

^a Seoul National University   (South Korea)

Author keywords

Dataflow; Memory optimization; Multimedia; Software synthesis

Indexed keywords

ALGORITHMS; COMPUTER SOFTWARE; DATA FLOW ANALYSIS; GRAPH THEORY; OPTIMIZATION; SYNCHRONIZATION;

BUFFER MEMORY;

SIGNAL PROCESSING;

EID: 0037870809     PISSN: 11108657     EISSN: None     Source Type: Journal    
DOI: 10.1155/S1110865703212130     Document Type: Article

References (17)

1. COSSAP User's Manual, Synopsys, Mountain View, Calif, USA.
2. R. Lauwereins, M. Engels, J. A. Peperstraete, E. Steegmans, and J. Van Ginderdeuren, "GRAPE: a CASE tool for digital signal parallel processing," IEEE ASSP Magazine, vol. 7, no. 2, pp. 32-43, 1990.
3. J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: a framework for simulating and prototyping heterogeneous systems," International Journal of Computer Simulations, vol. 4, no. 2, pp. 155-182, 1994.
4. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous dataflow programs for digital signal processing," IEEE Trans. on Computers, vol. 36, no. 1, pp. 24-35, 1987.
5. Telenor Research, "TMN (H.263) Encoder/Decoder Version 2.0," June 1997, ftp://bonde.nta.no/.
6. P. K. Murthy, S. S. Bhattacharyya, and E. A. Lee, "Joint minimization of code and data for synchronous dataflow programs," Journal of Formal Methods in System Design, vol. 11, no. 1, pp. 41-70, 1997.
7. W. Sung, J. Kim, and S. Ha, "Memory efficient software synthesis from dataflow graph," in 11th International Symposium on System Synthesis (ISSS '98), pp. 137-144, Hsinchu, Taiwan, December 1998.
8. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee, "APGAN and RPMC: Complementary heuristics for translating DSP block diagrams into efficient software implementations," Journal of Design Automation for Embedded Systems, vol. 2, no. 1, pp. 33-60, 1997.
9. F. J. Kurdahi and A. C. Parker, "REAL: a program for register allocation," in Proc. 24th ACM/IEEE Design Automation Conference (DAC '87), pp. 210-215, Miami Beach, Fla, USA, June 1987.
10. M. R. Garey, D. S. Johnson, and L. J. Stockmeyer, "Some simplified NP-complete graph problems," Theoretical Computer Science, vol. 1, no. 3, pp. 237-267, 1976.
11. J. Gergov, "Algorithms for compile-time memory optimization," in Proc. 10th Annual ACM-SIAM Symposium on Discrete Algorithms (SODA '99), pp. 907-908, Baltimore, Md, USA, January 1999.
12. E. De Greef, F. Catthoor, and H. D. Man, "Array placement for storage size reduction in embedded multimedia systems," in Proc. International Conference on Application-Specific Array Processors (ASAP), pp. 66-75, Zurich, Switzerland, July 1997.
13. P. K. Murthy and S. S. Bhattacharyya, "Shared buffer implementations of signal processing systems using lifetime analysis techniques," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 2, pp. 177-198, 2001.
14. S. Ritz, M. Willems, and H. Meyr, "Scheduling for optimum data memory compaction in block diagram oriented software synthesis," in Proc. IEEE Int. Conf. Acoustics, Speech, Signal Processing, pp. 2651-2653, Detroit, Mich, USA, May 1995.
15. F. Gavril, "Algorithms for minimum coloring, maximum clique, minimum covering by cliques, and maximum independent set of a chordal graph," SIAM Journal on Computing, vol. 1, no. 2, pp. 180-187, 1972.
16. S. S. Bhattacharyya and E. A. Lee, "Memory management for dataflow programming of multirate signal processing algorithms," IEEE Trans. Signal Processing, vol. 42, no. 5, pp. 1190-1201, 1994.
17. G. Bilsen, M. Engels, R. Lauwereins, and J. A. Peperstraete, "Cyclo-static data flow," IEEE Trans. Signal Processing, vol. 44, no. 2, pp. 397-408, 1996.