Mapping multimedia applications onto configurable hardware with parameterized cyclo-static dataflow graphs

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn 3, Issue , 2006, Pages

  Haim, Fiorella ^a   Sen, Mainak ^a   Ko, Dong Ik ^a   Bhattacharyya, Shuvra S ^a   Wolf, Wayne ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; CONFORMAL MAPPING; IMAGE PROCESSING; MATHEMATICAL MODELS; MULTIMEDIA SYSTEMS; PARAMETERIZATION;

CONFIGURABLE HARDWARES; DATAFLOW GRAPHS; INTEGRATED MODELING METHODOLOGY; SYNCHRONOUS DATAFLOW (SDF);

DATA REDUCTION;

EID: 33947133650     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. G. Bilsen, M. Engels, R. Lauwereins, and J. A. Peperstraete. Cyclo-static dataflow. IEEE Transactions on Signal Processing, 44(2):397-408, February 1996.
2. B. Bhattacharya, S. S. Bhattacharyya. Parameterized Dataflow Modeling for DSP Systems. IEEE Transactions on Signal Processing. 49(10):2408-2410, October 2001.
3. J. T. Buck. Static scheduling and code generation from dynamic dataflow graphs with integer-valued control systems. In Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers, pages 508-513, October 1994.
4. J. T. Buck. Scheduling Dynamic Dataflow Graphs with Bounded Memory using the Token Flow Model. PhD thesis, Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, September 1993.
5. C. Hsu, M. Ko, and S. S. Bhattacharyya. Software synthesis from the dataflow interchange format. In Proceedings of the International Workshop on Software and Compilers for Embedded Systems, Dallas, Texas, September 2005.
6. E. A. Lee and D. G. Messerschmitt. Synchronous dataflow. Proceedings of the IEEE, 75(9): 1235-1245, September 1987.
7. P. K. Murthy and E. A. Lee. Multidimensional synchronous dataflow. IEEE Transactions on Signal Processing, 50(8):2064-2079, August 2002.
8. S. Neuendorffer and E. Lee. Hierarchical reconfiguration of dataflow models. In Proceedings of the International Conference on Formal Methods and Models for Codesign, June 2004.
9. M. Sen, S. S. Bhattacharyya, T. Lv, W. Wolf. Modeling Image Processing Systems with Homogeneous Parameterized Dataflow Graphs. ICASSP 2005, pp: V-133-V-136. March 2005.
10. S. Sriram and S. S. Bhattacharyya. Embedded Multiprocessors; Scheduling and Synchronization. Marcel Dekker, Inc., 2000.
11. T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. System design using Kahn process networks: the Compaan/Laura approach. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, February 2004.
12. W. Wolf, B. Ozer, T. Lv. Smart cameras as embedded systems. IEEE Computer Magazine Vol 35, Iss 9, Sept 2002, pg48-53