1.56 GHz on-chip resonant clocking in 130nm CMOS

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 241-244

  Hansson, Martin ^a   Mesgarzadeh, Behzad ^a   Alvandpour, Atila ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; CMOS INTEGRATED CIRCUITS; DATA TRANSFER; FLIP FLOP CIRCUITS; FORMAL LOGIC; JITTER;

CLOCK POWER; INJECTION LOCKING; RESONANT CLOCK OSCILLATORS;

MICROPROCESSOR CHIPS;

EID: 34347226002     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320947     Document Type: Conference Paper

References (6)

1. S. Naffziger, B. Stackhouse, T. Grutkowski, "The Implementation of a 2-core Multi-Threaded Itanium®-Family Processor", in ISSCC Dig. Tech. Papers, Feb. 2005, pp. 182-183.
2. C.J. Anderson et al., "Physical Design of a Fourth-Generation POWER GHz Microprocessor", in ISSCC Dig. Tech. Papers, Feb. 2001, pp. 232-233.
3. S.C.Chan, K. L. Shepard, P. J. Restle, "1.1 to 1.6GHz Distributed Differential Oscillator Global Clock Network", in ISSCC Dig. Tech. Papers, Feb. 2005, pp. 518-519.
4. V. Same, J.-Y. Chueh, M. Papaefthymiou, "A 1.1GHz Charge-Recovery Logic", in ISSCC Dig. Tech. Papers, Feb. 2006, pp. 388-389.
5. A. J. Drake, K. J. Nowka, T. Y. Nguyen, J. L. Burns, and R. B. Brown, "Resonant Clocking Using Distributed Parasitic Capacitance", in IEEE J. Solid-State Circuits, vol. 39, no. 9, Sept. 2004, pp. 1520-1528.
6. A. Hajimiri and T.H.Lee, "Design Issues in CMOS Differential LC Oscillators", in IEEE J. Solid-State Circuits, vol. 34, no. 5, May 1999, pp. 717-724.