ASIC for small angle neutron scattering experiments at the SNS

IEEE Transactions on Nuclear Science

Volumn 54, Issue 3, 2007, Pages 541-548

  De Geronimo, Gianluigi ^a   Fried, Jack ^a   Smith, Graham C ^a   Yu, Bo ^a   Vernon, Emerson ^a   Britton, Charles L ^b   Bryan, William L ^b   Clonts, Lloyd G ^b   Frank, Shane S ^b  

^a BROOKHAVEN NATIONAL LABORATORY   (United States)

^b OAK RIDGE NATIONAL LABORATORY   (United States)

Author keywords

ADC; ASIC; Gas detector; Peak detector

Indexed keywords

AMPLITUDE MODULATION; DATA RECORDING; GAS DETECTORS; HELIUM;

NOISE CHARGE AMPLIFICATION; PEAK DETECTOR; PEAK-DETECTOR AND DIGITIZER (PDAD); SPALLATION NEUTRON SOURCE;

NEUTRON SCATTERING;

EID: 34250751156     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2007.893718     Document Type: Article

References (24)

1. N. A. Schaknowski, G. C. Smith, B. Yu, and J. Dumas, "Two- dimensional, He3 neutron detectors with pad readout for high rates," in Proc. IEEE Nuclear Science Symp. Conf. Rec., 2005, pp. 1201-1204.
2. G. De Geronimo and P. O'Connor, "MOSFET optimization in deep submicron technology for charge amplifiers," IEEE Trans. Nucl. Sci., vol. 52, no. 6, pp. 3223-3232, Dec. 2005.
3. G. De Geronimo and P. O'Connor, "A CMOS fully compensated continuous reset system," IEEE Trans. Nucl. Sci, vol. 47, no. 4, pp. 1458-1462, Aug. 2000.
4. G. De Geronimo, J. Fried, P. O'Connor, V. Radeka, G. C. Smith, C. Thorn, and B. Yu, "Front-end ASIC for a GEM based time projection chamber," IEEE Trans. Nucl. Sci., vol. 51, no. 4, pp. 1312-1317, Aug. 2004.
5. S. Okhawa, M. Yoshizawa, and K. Husimi, "Direct synthesis of the Gaussian filter for nuclear pulse amplifiers," Nucl. Instrum. Methods, vol. 138, pp. 85-92, 1976.
6. G. De Geronimo, P. O'Connor, and J. Grosholz, "A CMOS baseline holder (BLH) for readout ASICs," IEEE Trans. Nucl. Sci., vol. 47, no. 3, pp. 818-822, Jun. 2000.
7. Y. Nakamura, T. Miki, A. Maeda, H. Kondoh, and N. Yazawa, "A 10-b, 70-MS/s CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 26, pp. 637-642, 1991.
8. C. A. A. Bastianseen, D. W. J. Groeneveld, H. J. Schouvenaard, and H. A. H. Termeer, "A 10-bit 4-MHz 0.8-μm CMOS current output D/A converter," IEEE J. Solid-State Circuits, vol. 26, pp. 917-921, 1991.
9. 2," IEEE J. Solid-State Circuits, vol. 33, pp. 1948-1958, 1998.
10. C. Sandener, M. Clara, A. Santener, T. Hartig, and F. Kuttner, "A 6-bit 1.2-GS/s low-power flash-ADC in 0.13 μm digital CMOS," IEEE J. Solid-State Circuits, vol. 40, pp. 1499-1505, 2005.
11. V. Ferragina, N. Ghittori, and F. Malobeiti, "Low-power 6-bit flash ADC for high-speed data converters architectures," in Proc. IEEE Int. Symp. Circuits and Systems, May 2006, pp. 3930-3933.
12. S. Akiyama and T. Waho, "A 6-bit low-power compact flash ADC using current-mode threshold logic gates," in Proc. IEEE Int. Symp. Circuits and Systems, May 2006, pp. 3938-3941.
13. J. P. Oliveira, J. Vital, and J. E. Franca, "A digitally calibrated current-mode two-step flash A/D converter," in Proc. IEEE Int. Symp. Circuits and Systems, May 1996, vol. 1, pp. 199-202.
14. M. S. Bhat, S. Rekha, and H. S. Jamedagni, "Design of low-power current-mode flash ADC," in Proc. IEEE Region 10 Conf. (TENCON), Nov. 2004, vol. 4, pp. 241-244.
15. P. O. Pouliquen, P. O. Bohaen, and A. G. Andreou, "A Gray-code MOS current mode analog-to-digital converter design," in Proc. IEEE Int. Symp. Circuits and Systems, 1991, pp. 1924-1927.
16. K. Leong-Fong and C. A. T. Salama, "Low-power current-mode algorithmic ADC," in Proc. IEEE Int. Symp. Circuits and Systems, 1994, pp. 473-476.
17. K. Virtanen, M. Pankaala, and A. Paasio, "A current-mode ADC with adaptive quantization," in Proc. IEEE Int. Symp. Circuits and Systems, 2005, pp. 3115-3118.
18. A. Agarwal, Y. B. Kim, and S. Sonkusale, "Low-power current-mode ADC for CMOS sensor IC," in Proc. IEEE Int. Symp. Circuits and Systems, 2005, pp. 584-587.
19. D. S. S. Bello, B. Nauta, and J. Visschers, "Design of analog-to-digital converters for energy-sensitive hybrid pixel detectors," Nucl. Instrum. Methods Phys. Res. A, vol. A466, pp. 218-225, 2001.
20. A. Rivetti, G. Anelli, F. Anghinolfi, G. Mazza, and F. Rotondo, "A low-power 10-bit ADC in a 0.25-μm CMOS: design considerations and test results," IEEE Trans. Nucl. Sci., vol. 48, no. 4, pp. 1225-1228, Aug. 2001.
21. M. L. Prydderch, N. J. Waltham, R. Turchetta, M. J. French, R. Holt, A. Marchall, D. Burt, R. Bell, P. Pool, C. Eyles, and H. Mapson-Menard, "A 512 × 512 CMOS monolithic active pixel sensor with integrated ADCs for space science," Nucl. Instrum. Methods Phys. Res. A, vol. A512, pp. 358-367, 2003.
22. G. Mazza, A. Rivetti, G. Anelli, F. Anghinolfi, M. I. Martinez, and F. Rotondo, "A 32-channel, 0.25 μm CMOS ASIC for the readout of the Silicon drift detectors of the ALICE experiment," IEEE Trans. Nucl. Sci., vol. 51, no. 5, pp. 1942-1947, Oct. 2004.
23. M. K. Brown, "On quantization of noisy signals," IEEE Trans. Signal Process., vol. 39, pp. 836-841, 1991.
24. F. Anginolfi, "A 1006 element hybrid silicon pixel detector with strobed binary output," IEEE Trans. Nucl. Sci., vol. 39, no. 4, pp. 654-661, Aug. 1992.