A survey of FPGAs for acceleration of high performance computing and their application to computational molecular biology

IEEE Region 10 Annual International Conference, Proceedings/TENCON

Volumn 2007, Issue , 2005, Pages

  Ramdas, Tirath ^a   Egan, Greg ^a  

^a MONASH UNIVERSITY   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BIOINFORMATICS; COMPUTATIONAL METHODS; COMPUTER PROGRAMMING; COMPUTER SOFTWARE; DNA SEQUENCES; PROTEINS;

COMPUTATIONAL MOLECULAR BIOLOGY; CUSTOM COMPUTING MACHINES (CCM); HIGH PERFORMANCE COMPUTING; PROTEIN SEQUENCES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34249309187     PISSN: 21593442     EISSN: 21593450     Source Type: Conference Proceeding    
DOI: 10.1109/TENCON.2005.300963     Document Type: Conference Paper

References (34)

1. T. Ramdas and G. Egan, "A survey of FPGA-based high performance computation in molecular biology and other domains", Monash University, Melbourne, Australia, Technical Report MECSE-23-2005, 2005.
2. Seismic Processing with Tricons Tsunami Suite Accelerated by Starbridge Hypercomputing, Starbridge: The Hypercomputing Company, [online], http://www.starbridgesystems.com/resources/whitepapers2.html (Accessed: 10 May 2005).
3. Mitrion Applied, Mitrion - Unparalleled Computing, [online], http://www.mitrion.com/applied.shtml (Accessed: 10 May 2005).
4. DeCypher Performance, TimœLogic Home [online], http://www.timelogic.com/performance/index.html (Accessed: 10 May 2005).
5. A. Rudra, "FPGA-based applications for software radio", RFDesign, pp. 24-35, May 2004.
6. K. Puttegowda, W. Worek, N. Pappas, A. Danapani and P. Athanas, "A run-time reconfigurable system for gene-sequence searching", in Proceedings of the 16th International Conference on VLSI Design, 2003, pp 561-566.
7. S. Guccione, E. Keller, "Gene Matching Using Jbits", in Proceedings of the 12th International Conference on Field-Programmable Logic and Applications, 2002, pp. 1168-1171.
8. K. Puttegowda, "Context Switching Strategies in a Run-Time Reconfigurable System", M.S. Thesis, Virginia Polytechnic Institute and State University, Blacksburn, Virginia, USA, 2002.
9. R. Durbin, S. Eddy, A. Krogh and G. Mitchison, "Pairwise alignment", in Biological sequence analysis: probabalistic models of proteins and nucleic acids, Cambridge University Press, 1998, pp. 22-23.
10. W. S. Martins, J. B. Del Cuvillo, F. J. Useche, K. B. Theobald and G. R. Gao, "A multithreaded parallel implementation of a dynamic programming algorithm for sequence analysis", in Pacific Symposium, on Biocomputing 2001, 2001, pp 311-322.
11. T. Rognes and E. Seeberg, "Six-fold speed-up of Smith-Waterman sequence database searches using parallel processing on common microprocessors", Bioinformatics, vol. 16, pp. 699-706, 2000.
12. Y. Yamaguchi and T. Maruyama, "High Speed Homology Search with FPGAs", IPSJ Transactions on High Performance Computing Systems, vol. 43, pp. 196-205, 2002.
13. D. T. Hoang, "A Systolic Array for the Sequence Alignment Problem", Brown University, Providence, Rhode Island, Technical Report CS-92-22, 1992.
14. A Reconfigurable Computing Model for Biological Research Application of Smith Waterman Analysis to Bacterial Genomes, Starbridge: The Hypercomputing Company, [online], http://www.starbridgesystems.com/resources/whitepapersl. html (Accessed: 10 May 2005).
15. C. W. Yu, K. H. Kwong, K. H. Lee and P. H. W. Leong, "A Smith-Waterman Systolic Cell", in Proceedings of the 10th International Workshop on Field Programmable Logic and Applications, 2003, pp. 375-384.
16. L. Bu, J. A. Chandy,"FPGA Based Network Intrusion Detection using Content Addressable Memories", in Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2004, pp. 316-317.
17. J. Zhu and P. Sutton, "FPGA Implementation of Neural Networks - a Survey of a Decade of Progress", in Proceedings of the 13th International Conference on Field-Programmable Logic and Applications, 2003, pp. 1062-1066.
18. J. Parnis and G. Lee, "Exploiting FPGA Concurrency to Enhance JVM Performance", in Proceedings of the 27th conference on Australasian computer science, 2004, pp. 223-232.
19. A. K. Jones, R. Hoare and D. Kusic, "An FPGA-based VLIW Processor with Custom Hardware Execution", in Proceedings of the 2005 ACM/SICDA 13th international symposium on Field-programmable gate arrays, 2005, pp. 107-117.
20. R. Singleterry, J. Sobieski and S. Brown, "Field-Programmable Gate Array Computer in Structural Analysis: An Initial Exploration", in 43rd American Institute of Aeronautics and Astronautics (AIAA) Structures, Structural Dynamics, and Materials Conference, 2002.
21. T. Ramdas, L. Ang and G. Egan, "FPGA Implementation of an Integer MIPS Processor in Handel C and it's Application to Human Face Detection", in Proceedings of TENCON 2004, 2004, pp. 36-39.
22. Extraordinary Acceleration of Workflows with Reconfigurable Application-specific Computing from SCI, White paper, Silicon Graphics Inc., 2004.
23. Application Acceleration with FPGA-Based Reconfigurable Computing, (Cray Inc. - The Supercomputer Company), [online] 2005, http://www.cray.com/products/ xd1/acceleration.html (Accessed: 10 May 2005).
24. T. J. Callahan, "Automatic Compilation of C for Hybrid Reconfigurable Architectures", Ph.D. dissertation, University of California, Berkeley, California, USA, 2002.
25. M. Budiu and S.C. Goldstein, "Pegasus: An Efficient Intermediate Representation", Carnegie Mellon University, Pittsburgh, Pennsylvania, USA, Technical Report CMU-CS-02-107, 2002.
26. B. Draper, W. Bohm, J. Hammes and W. Najjar, "Compiling a High-level Language to Reconfigurable Systems", in CASES'99, Washington, DC, Oct. 1999.
27. Catapult C Synthesis, Datasheet, Mentor Graphics Corporation, 2005.
28. J. L. Lee, "Back to the language roots", (Embedded.com), [online] December 2004, http://www.embedded.com/showArticle.jhtml? articleIDs55801140 (Accessed: 10 May 2005).
29. I. Page, "Compiling software to gates", (Embedded.com), [online] December 2004, http://www.embedded.com/showArticle.jhtml? articleIDs55801142 (Accessed: 10 May 2005).
30. Handel-C For Hardware Design, White paper, Celoxica Limited, August 2002.
31. From C to FPGA, (C Programming Tools for FPGA Platforms), [online], http://www.impulsec.eom/C_to_fpga.htm (Accessed: 10 May 2005).
32. S. Swan, "An Introduction to System Level Modeling in SystemC 2.0", White paper, Cadence Design Systems Inc., May 2001.
33. Viva Software - A Graphical Programming Environment For FP-GAs, (Starbridge: The Hypercomputing Company), [online] 2004, http://www. starbridgesystems.com/products/vivatour.html (Accessed: 10 May 2005).
34. K. Underwood, "FPGAs vs. CPUs: Trends in Peak Floating-Point Performance", in Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate, arrays, 2004, pp. 171-180.