메뉴 건너뛰기




Volumn 51, Issue 5, 2007, Pages 784-787

250 °C operation normally-off GaN MOSFETs

Author keywords

Enhancement mode; GaN; High temperature operation; Normally off; Power devices

Indexed keywords

DRAIN CURRENT; GALLIUM NITRIDE; HIGH TEMPERATURE OPERATIONS; ION IMPLANTATION; SILICON; THRESHOLD VOLTAGE;

EID: 34248577018     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2007.02.034     Document Type: Article
Times cited : (21)

References (10)
  • 1
    • 34248506874 scopus 로고    scopus 로고
    • http://www.mitsubishielectric.co.jp/news/2006/0124.htm.
  • 2
    • 0041931053 scopus 로고    scopus 로고
    • Yoshida S, Li J, Wada T, Takehara H. High power AlGaN/GaN HFET with a lower on-state resistance and a higher switching time for an inverter circuit. In: 15th international symposium on power semiconductor devices and ICs (ISPSD); 2003, S3.3, p. 58-61.
  • 3
    • 2342590717 scopus 로고    scopus 로고
    • MgO/p-GaN enhancement mode metal-oxide semiconductor field-effect transistors
    • Irokawa Y., Nakano Y., Ishiko M., Kachi T., Kim J., Ren F., et al. MgO/p-GaN enhancement mode metal-oxide semiconductor field-effect transistors. Appl Phys Lett 84 (2004) 2919-2921
    • (2004) Appl Phys Lett , vol.84 , pp. 2919-2921
    • Irokawa, Y.1    Nakano, Y.2    Ishiko, M.3    Kachi, T.4    Kim, J.5    Ren, F.6
  • 4
    • 12344314332 scopus 로고    scopus 로고
    • High-voltage normally off GaN MOSFETs on sapphire substrates
    • Motocha K., Chow T.P., and Gutmann R.J. High-voltage normally off GaN MOSFETs on sapphire substrates. IEEE Trans Electron Dev 52 (2005) 6-10
    • (2005) IEEE Trans Electron Dev , vol.52 , pp. 6-10
    • Motocha, K.1    Chow, T.P.2    Gutmann, R.J.3
  • 5
    • 34247494759 scopus 로고    scopus 로고
    • - GaN/sapphire substrates. In: 18th international symposium on power semiconductor devices and ICs (ISPSD); 2006 (Italy), p. 10-1.
  • 6
    • 31544442977 scopus 로고    scopus 로고
    • A normally off GaN n-MOSFET With Schottky-Barrier source and drain on a Si-auto-doped p-GaN/Si
    • Lee H.B., Cho H.I., An H.S., Bae Y.H., Lee M.B., Lee J.H., et al. A normally off GaN n-MOSFET With Schottky-Barrier source and drain on a Si-auto-doped p-GaN/Si. IEEE Trans Electron Dev 27 (2006) 81-83
    • (2006) IEEE Trans Electron Dev , vol.27 , pp. 81-83
    • Lee, H.B.1    Cho, H.I.2    An, H.S.3    Bae, Y.H.4    Lee, M.B.5    Lee, J.H.6
  • 8
    • 34248559507 scopus 로고    scopus 로고
    • 2/GaN interface characteristics for an enhnaced field effect transistor. Phys Stat Solid (a), to be published.
  • 10
    • 18644384006 scopus 로고    scopus 로고
    • Co-implantation of Si + N into GaN for n-type doping
    • Nakano Y., and Jimbo T. Co-implantation of Si + N into GaN for n-type doping. J Appl Phys 92 (2002) 3815-3819
    • (2002) J Appl Phys , vol.92 , pp. 3815-3819
    • Nakano, Y.1    Jimbo, T.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.