Dynamic hardware/software partitioning: A first approach

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 250-255

  Stitt, Greg ^a   Lysecky, Roman ^a   Vahid, Frank ^a  

^a University of California Riverside   (United States)

Author keywords

Codesign; Dynamic optimization; Embedded systems; FPGA; Hardware software partitioning; Platforms; Selfimproving chips; Synthesis; System on A chip

Indexed keywords

APPLICATION PROGRAMS; COMPUTER CIRCUITS; ENERGY UTILIZATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE-SOFTWARE CODESIGN; PROGRAMMABLE LOGIC CONTROLLERS; SYSTEM-ON-CHIP;

CO-DESIGNS; CO-PROCESSORS; CONFIGURABLE LOGIC; DYNAMIC OPTIMIZATION; EMBEDDED-SYSTEM; HARDWARE/SOFTWARE PARTITIONING; ON CHIPS; PLATFORM; SELFIMPROVING CHIP; SYSTEM-ON-A-CHIP;

EMBEDDED SYSTEMS;

EID: 84876830013     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832     Document Type: Conference Paper

References (30)

1. V. Bala, E. Duesterwald, S. Banerjia. Dynamo: A Transparent Dynamic Optimization System. Proc. of the ACM SIGPLAN '00 Conference on Programming Language Design and Implementation, pp. 1-12, 2000.
2. A. Balboni, W. Fornaciari, D. Sciuto. Partitioning and Exploration in the TOSCA Co-Design Flow. International Workshop on Hardware/Software Codesign, pp. 62-69, 1996.
3. D. Burger, T.M. Austin. The SimpleScalar Tool Set, Version 2.0. University of Wisconsin-Madison Computer Sciences Department Technical Report #1342, June 1997.
4. P. Eles, Z. Peng, K. Kuchchinski, A. Doboli. System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search. Kluwer's Design Automation for Embedded Systems, Vol. 2 No. 1, pp. 5-32, Jan. 1997.
5. R. Ernst, J. Henkel, T. Benner. Hardware-Software Cosynthesis for Microcontrollers. IEEE Design & Test of Computers, pp. 64-75, October/December 1993.
6. Excalibur, Altera Corp., http://www.altera.com
7. D.D. Gajski, F. Vahid, S. Narayan, J. Gong. SpecSyn: An Environment Supporting the Specify-Explore-Refine Paradigm for Hardware/Software System Design. IEEE Transactions on VLSI Systems, Vol. 6, No. 1, pp. 84-100, 1998.
8. S. C. Goldstein, H. Schmit, M. Budiu, M. Moe, R. R. Taylor. PipeRench: A Reconfigurable Architecture and Compiler, Computer, Vol. 33, pp. 70-77, April 2000.
9. M. Gschwind, E. Altman, S. Sathaye, P. Ledak, D. Appenzeller. Dynamic and Transparent Binary Translation. IEEE Computer Magazine Vol. 33 No. 3. pp. 54-59, March 2000.
10. R. Gupta, G. De Micheli. Hardware-Software Cosynthesis for Digital Systems. IEEE Design & Test of Computers, pages 29-41, September 1993.
11. S. Hauck, T. W. Fry, M. M. Hosler, J. P. Kao. The Chimaera Reconfigurable Functional Unit. IEEE Symposium on FPGAs for Custom Computing Machines, pp. 87-96, 1997.
12. A. DeHon. DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century. Proc. FCCM, 1994.
13. J. Henkel. A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems. Proceedings of the 36th ACM/IEEE Conference on Design Automation (DAC), pp. 122-127, 1999.
14. J. Henkel, Y. Li. Energy-conscious HW/SW-partitioning of embedded systems: A Case Study on an MPEG-2 Encoder. Proceedings of Sixth International Workshop on Hardware/Software Codesign, pp. 23-27, March 1998.
15. J. Henkel, R. Ernst. A Hardware/Software Partitioner Using a Dynamically Determined Granularity. Design Automation Conference, 1997.
16. A. Kalavade, E. Lee. A Global Criticality/Local Phase Driven Algorithm for the Constrained Hardware/Software Partitioning Problem. International Workshop on Hardware/Software Codesign, pp. 42-48, 1994.
17. A. Klaiber. The Technology Behind Crusoe Processors. Transmeta Corporation White Paper, January 2000.
18. A. Krall. Efficient JavaVM Just-In-Time Vompilation, in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pp. 54-61, 1998.
19. A. Malik, B. Moyer, D. Cermak. A Low Power Unified Cache Architecture Providing Power and Performance Flexibility. International Symposium on Low Power Electronics and Design, June 2000.
20. MIPS Technologies, Inc., http://www.mips.com
21. NetBench, http://cares.icsl.ucla.edu/NetBench/
22. G. Stitt, B. Grattan, J. Villarreal, F. Vahid. Using On-Chip Configurable Logic to Reduce Embedded System Software Energy. IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), 2002.
23. G. Stitt, F. Vahid. Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic. IEEE Design & Test of Computers, pp. 36-43, Nov.-Dec. 2002.
24. G. Stitt, F. Vahid. Hardware/Software Partitioning of Software Binaries. IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 164-170, Nov. 2002.
25. Triscend Corporation, http://www.triscend.com, 2003.
26. G. Vanmeerbeeck, P. Schaumont, S. Vernalde, M. Engels, I. Bolsens. Hardware/Software Partitioning of Embedded System in OCAPI-xl. International Symposium on Hardware/Software Codesign, pp. 30-35, 2001.
27. Virtex II Pro, Xilinx Corp., http://www.xilinx.com
28. M. Wan, Y. Ichikawa, D. Lidsky, J. Rabaey. An Energy Conscious Methodology for Early Design Exploration of Heterogeneous DSPs. Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, Santa Clara, pp. 111-117, May 1998.
29. M. Wirthlin, B. Hutchings. DISC: The Dynamic Instruction Set Computer. FPGAs for Fast Board Development and Reconfigurable Computing. Proc. SPIE 2607, pp. 92-103, 1995.
30. Xilinx Corporation, http://www.xilinx.com