The Optimum Pipeline Depth Considering Both Power and Performance

ACM Transactions on Architecture and Code Optimization

Volumn 1, Issue 4, 2004, Pages 369-388

  Hartstein, A ^a   Puzak, Thomas R ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Design; Performance; Pipeline Depth; Power and Performance; Simulation; Theory; Workload Specificity

Indexed keywords

EID: 34247384969     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1044823.1044824     Document Type: Article

References (13)

1. Agarwal, V., Hrishkesh, M. S., Keckler, S. W., and Burger, D. 2000. Clock rate versus IPC: The end of the road for conventional microarchitectures. In Proceedings of the 27th Annual International Symposium on Computer Architectures (Vancouver, B.C., Canada, June 2000). ACM Press, New York, 248-259.
2. Brooks, D., Bose, P., Schuster, S. E., Jacobson, H., Kudva, P. N., Buyuktosunoglu, A., Wellman, J. D., Zyuban, V., Gupta, M., and Cook, P. W. 2000. Power-aware microarchitecture: design and modeling challenges for the next-generation microprocessors. IEEE Micro 20 (2000), 26-44.
3. Dubey, P., and Flynn, M. 1990. Optimal pipelining. J. Parallel and Distributed Computing 8 (1990), 10-19.
4. Emma, P. G. and Davidson, E. S. 1987. Characterization of branch and data dependencies in programs for evaluating pipeline performance. IEEE Trans. Computers C-36 (1987), 859-875.
5. Flynn, M. J., Hung, P., and Rudd, K. 1999. Deep-submicron microprocessor design issues. IEEE Micro 19 (1999), 11-22.
6. González, R. and Horowitz, M. 1996. Energy dissipation in general purpose processors. IEEE J. Solid-State Circuits 31 (1996), 1277-1284.
7. Hartstein, A. and Puzak, T. R. 2002. The optimum pipeline depth for a microprocessor. In Proceedings of the 29th Annual International Symposium on Computer Architectures (Anchorage, AL, May 2002). IEEE Computer Society, Washington DC, 7-13.
8. Hartstein, A. and Puzak, T. R. 2003. Optimum power/performance pipeline depth. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (San Diego, CA, Dec. 2003). IEEE Computer Society Press, Los Alamitos, CA, 117-125.
9. Hrishkesh, M., Jouppi, N., Farkas, K., Burger, D., Keckler, S., and Shivakumar, P. 2002. The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In Proceedings of the 29th Annual Int. Symposium on Computer Architectures (Anchorage, AL, May 2002). IEEE Computer Society, Washington, DC, 14-24.
10. Kunkel, S. r. And Smith, J. E. 1986. Optimal pipelining in supercomputers. In Proceedings of the 13th Annual International Symposium on Computer Architectures (Tokyo, June 1986). IEEE Computer Society, Washington, DC, 404-411.
11. Sprangle, E. and Carmean, D. 2002. Increasing processor performance by implementing deeper pipelines. In Proceedings of the 29th Annual International Symposium on Computer Architectures (Anchorage, Alaska, May 2002). IEEE Computer Society, Washington, DC, 25-35.
12. Srinivasan, V., Brooks, D., Gschwind, M., Bose, P., Zyuban, V., Strenski, P. N., and Emma, P. G. 2002. Optimizing pipelines for power and performance. In Proceedings of the 35th Annual IEEE/ACM International Symposium on Microarchitecture (Istanbul, Nov. 2002). IEEE Computer Society Press, Los Alamitos, CA, 333-344.
13. Zyuban, V. and Strenski, P. 2002. Unified methodology for resolving power-performance tradeoffs of the microarchitectural and circuit levels. In Proceedings of the International Symposium on Low-Power Electronics and Design (Monterey, CA, Aug. 2002). ACM Press, New York, 166-171.