High-speed, low-leakage integrated circuits: An evolutionary algorithm perspective

Journal of Systems Architecture

Volumn 53, Issue 5-6, 2007, Pages 321-327

  Salomon, Ralf ^a   Sill, Frank ^a  

^a UNIVERSITY OF ROSTOCK   (Germany)

Author keywords

Dual threshold CMOS; Evolutionary algorithms; Leakage minimization; Low power

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ENERGY UTILIZATION; EVOLUTIONARY ALGORITHMS; MOBILE DEVICES; OPTIMIZATION;

DUAL THRESHOLD CMOS; LEAKAGE MINIMIZATION; LOW POWER;

INTEGRATED CIRCUIT LAYOUT;

EID: 33947235646     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2006.10.001     Document Type: Article

References (20)

1. Bäck T., Hammel U., and Schwefel H.-P. Evolutionary Computation: Comments on the History and Current State. IEEE Transactions on Evolutionary Computation 1 1 (1997) 3-17
2. W. Chen, W. Hang, P. Kudva, G.D. Gristede, S. Kosonocky, R.V. Joshi, Mixed Multi-Threshold Differential Cascode Voltage Switch (MT-DCVS) Circuit Styles and Strategies for Low Power VLSI Design, in: E. Macii, V. De, M.J. Irwin (Eds.), Proceedings of the 2001 International Symposium on Low Power Electronics and Design (ISLPED'01), pp. 263-266, 2001.
3. Fogel L.J. Autonomous Automata. Industrial Research 4 (1962) 14-19
4. Fogel D.B. Evolutionary Computation: Toward a New Philosophy of Machine Learning Intelligence (1995), IEEE Press, NJ
5. Goldberg D.E. Genetic Algorithms in Search, Optimization and Machine Learning (1989), Addison-Wesley, Reading, MA
6. Hansen M., Yalcin H., and Hayes J.P. Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering. IEEE Design and Test 16 16 (1999) 72-80
7. Kao J.K., and Chandrakasan A. Dual-Threshold Voltage Techniques for Low-Power Digital Circuits. IEEE Journal of Solid State Circuits 35 7 (2000) 1009-1018
8. T. Karnik, Y. Ye, J. Tschanz, L. Wei, S. Burns, V. Govindarajulu, V. De, and S. Borkar, Total Power Optimization by Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors, in: Proceedings of the 39th Conference on Design Automation, pp. 486-491, 2002.
9. T. Kuroda, Low-Power, High-Speed CMOS VLSI Design. in: Proceedings of the IEEE International Conference on Computer Design: VLSI in Computer and Processors (ICCD 2002), pp. 310-315, 2002.
10. Rechenberg I. Evolutionsstrategie (1994), Frommann-Holzboog, Stuttgart
11. Salomon R. Reevaluating Genetic Algorithm Performance under Coordinate Rotation of Benchmark Functions; A survey of some theoretical and practical aspects of genetic algorithms. BioSystems 39 3 (1996) 263-278
12. Schwefel H.-P. Evolution and Optimum Seeking (1995), John Wiley and Sons, NY
13. F. Sill, F. Grassert, and D. Timmermann, Low Power Gate-level Design with Mixed-Vth (MVT) Techniques, in: Proceedings of the 17th Symposium on Integrated Circuits and Systems (SBCCI), 2004.
14. F. Sill, F. Grassert, D. Timmermann, Reducing Leakage with Mixed-Vth (MVT), in: Proceedings of 18th Conference on VLSI Design, pp. 874-877, 2005.
15. F. Sill, F. Grassert, D. Timmermann, Total Leakage Power Optimization with Improved Mixed Gates, in: Proceedings of the 18th Symposium on Integrated Circuits and Systems Design (SBCCI 2005), 2005.
16. V. Sundararajan and K. Parhi, Low Power Synthesis of Dual Threshold Voltage CMOS VLSI Circuits, in: Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 139-144, 1999.
17. L. Wei, Z. Chen, and K. Roy, Mixed-vth (MVT) CMOS Circuit Design Methodology for Low Power Applications. in: Proceedings of the 36th Design Automation Conference, pp. 430-435, 1999.
18. L. Wei, K. Roy, C. Koh, Power Minimization by Simultaneous Dual-Vth Assignment and Gate-sizing, in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 413-416, 2000.
19. Weste N.H.E., and Harris D. CMOS VLSI Design: A Circuits and Systems Perspective. 3rd edition. (2004), Addison-Wesley
20. http://www.eecs.umich.edu/~jhayes/iscas.