Total leakage power optimization with improved mixed gates

SBCCI 2005 - 18th Symposium on Integrated Circuits and Systems Design

Volumn , Issue , 2005, Pages 154-159

  Sill, Frank ^a   Grassert, Frank ^a   Timmermann, Dirk ^a  

^a UNIVERSITY OF ROSTOCK   (Germany)

Author keywords

Leakage currents; MVT; Threshold voltage

Indexed keywords

LEAKAGE CURRENTS; SYSTEMS ANALYSIS;

GATE OXIDE TUNNELING; LEAKAGE POWER OPTIMIZATION; SYSTEMS DESIGN;

INTEGRATED CIRCUITS;

EID: 46449097844     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2005.4286849     Document Type: Conference Paper

References (15)

1. Anis, M. and Elmasry, M. Multi-Threshold CMOS Digital Circuits, Kluwer Academic Publishers, 2003.
2. Borkar, Y.S. VLSI Design Challenges for Gigascale Integration, keynote address at 18th Conference on VLSI Design, Kolkata, India, 2005.
3. BSIM Research Group Berkeley short channel IGFET model version 4", available at hrtp://www-device.eecs.berkeley.edu/~bsim3/9.html, 2004.
4. Device Group at UC Berkeley Berkeley Predictive Technology Models, available at http://www-device.eecs.berkeley.edu/~ptm, 2002.
5. Ercolani, S., Favalli, M., Damiani, M., Olivo, P., and Riccò, B. Estimate of Signal Probability in Combinational Networks', In Proceedings of IEEE European Test Conference, pp. 132-138, 1989.
6. Kao, J., Chandrakasan, A., and Antoniadis, D. Transistor sizing issues and tool for multi-threshold CMOS technology, In Proceedings of 34th Conference on Design Automation (DAC), pp. 409-414, ISBN:0-89791-920-3, Anaheim, California, United States, 1997.
7. Kim, N.S., Austin, T., Blaauw, D., Mudge, T., Flautner, K., Hu, J.S., Irwin, M.J., Kandemir, M., and Narayanan, V. Leakage Current: Moore's Law Meets Static Power, In IEEE Computer, p. 68, no. 12, 2003.
8. Maken, P., Degrauwe, M., Van Paemel, M., and Oguey, H. A Voltage Reduction Technique for Digital Systems, In Proceedings of IEEE International Solid-State Circuits Conference, pp. 238-239, 1990.
9. Mukhopadhyay, S. and Roy, K. Modelling and Estimation of Total Leakage Current in Nano-sclaed CMOS Devices Considering the Effect of Parameter Variation, In Proceedings of ISLPED'03, Seoul, Korea, 2003.
10. Sill, F., Grassert F., Timmermann, D. Low Power Gate-level Design with Mixed-Vth (MVT) Techniques, In Proceedings of 17th Symposium on Integrated Circuits and Systems, Porto de Galinhas, Pernambuco, Brazil, 2004.
11. Sill, F., Grassert F., Timmermann, D. Reducing Leakage with Mixed-Vth (MVT), In Proceedings of 18th Conference on VLSI Design, S. 874-877, ISBN: 0-7695-2264-5, Kolkata, Indien, January 2005.
12. ox Circuits, In Proceedings of 22nd IEEE International Conference on Computer Design (ICCD), San Jose, CA, USA, 2004.
13. Sundararajan, V. and Parhi, K. Low Power Synthesis of Dual Threshold Voltage CMOS VLSI Circuits, In Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 139-144, 1999.
14. Veendrick, H. Deep-Submicron CMOS ICs, Kluwer Academic Publishers, 2000.
15. th (MVT) CMOS Circuit Design Methodology for Low Power Applications, In Proceedings of the 36th Design Automation Conference, pp.430-435, 1999.