Reducing leakage with mixed- Vth (MVT)

Proceedings of the IEEE International Conference on VLSI Design

Volumn , Issue , 2005, Pages 874-877

  Sill, Frank ^a   Grassert, Frank ^a   Timmermann, Dirk ^a  

^a UNIVERSITY OF ROSTOCK   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

LEAKAGE REDUCTION;

ELECTRIC EQUIPMENT;

LEAKAGE CURRENTS;

EID: 27944448040     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICVD.2005.147     Document Type: Conference Paper

References (11)

1. N.S. Kim, et.al, Leakage Current: Moore's Law Meets Static Power, in IEEE Computer, p. 68, no. 12 (2003).
2. M. Anis and M. Elmasry, Multi-Threshold CMOS Digital Circuits, Kluwer Academic Publishers (2003).
3. J.Chang and M. Pedram, Energy minimization using multiple supply voltages, in IEEE Transactions on Very Large Scale Integration Systems, volume 4, pages 436-443, December (1997).
4. J.K. Kao and A. Chandrakasan, Dual-Threshold Voltage Techniques for Low-Power Digital Circuits, in IEEE Journal of Solid State Circuits, p. 1009, no. 35 (2000).
5. L.Wei, K. Roy, and C. Koh, Power Minimization by Simultanous Dual-Vth Assignment and Gate-sizing, in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 413-416 (2000).
6. V.Sundararajan and K.Parhi, Low Power Synthesis of Dual Threshold Voltage CMOS VLSI Circuits, in Proceedings of the IEEE ISLPED, pp. 139-144 (1999).
7. th Design Automation Conference, pp. 430-435 (1999).
8. T. Sakurai and A. Newton, Alpha-Power Law MOS-FET Model and its Application to CMOS Inverter Delay and other Formulas, in IEEE Journal of Solid-State Circuits, pp. 584-594, no. 2 (1990).
9. F. Sill, F.Grassert, D. Timmermann, Low Power Gate-level Design with Mixed-Vth (MVT) Techniques, SBCCI 2004.
10. Berkeley Predictive Technology Model, www-device.eecs.berkeley.edu/~ptm (2002).
11. M. Hansen, H. Yalcin, and J. P. Hayes, Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering, in IEEE Design and Test, p. 72, no. 16 (1999).