메뉴 건너뛰기




Volumn 52, Issue 10, 2005, Pages 2339-2342

Novel high-density low-power logic circuit techniques using DG devices

Author keywords

CMOS logic; Double gate (DG) MOSFETs

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; GATES (TRANSISTOR); MOSFET DEVICES; NAND CIRCUITS;

EID: 33947158954     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2005.856191     Document Type: Article
Times cited : (29)

References (8)
  • 2
    • 0036564015 scopus 로고    scopus 로고
    • Speed superiority of scaled double-gate CMOS
    • May
    • J. G. Fossum, L. Ge, and M.-H. Chiang, "Speed superiority of scaled double-gate CMOS," IEEE Trans. Electron Devices, vol. 49, no. 5, pp. 808-811, May 2002.
    • (2002) IEEE Trans. Electron Devices , vol.49 , Issue.5 , pp. 808-811
    • Fossum, J.G.1    Ge, L.2    Chiang, M.-H.3
  • 3
    • 0842288130 scopus 로고    scopus 로고
    • Flexible threshold voltage FinFETs with independent double gates and an ideal rectangular cross section Si-Fin channel
    • Y. X. Liu, M. Masahara, K. Ishii, T. Tsutsumi, T. Sekigawa, H. Takashima, H. Yamauchi, and E. Suzuki, "Flexible threshold voltage FinFETs with independent double gates and an ideal rectangular cross section Si-Fin channel," in IEDM Tech. Dig., 2003, pp. 986-988.
    • (2003) IEDM Tech. Dig , pp. 986-988
    • Liu, Y.X.1    Masahara, M.2    Ishii, K.3    Tsutsumi, T.4    Sekigawa, T.5    Takashima, H.6    Yamauchi, H.7    Suzuki, E.8
  • 4
    • 0036901928 scopus 로고    scopus 로고
    • LP/LV ratioed DG-SOI logic with (intrinsically on) symmetric DG-MOSFET load
    • S. Mitra, A. Salman, D. P. Ioannou, and D. E. Ioannou, "LP/LV ratioed DG-SOI logic with (intrinsically on) symmetric DG-MOSFET load," in Proc. IEEE Int. SOI Conf., 2002, pp. 66-67.
    • (2002) Proc. IEEE Int. SOI Conf , pp. 66-67
    • Mitra, S.1    Salman, A.2    Ioannou, D.P.3    Ioannou, D.E.4
  • 7
    • 0036923355 scopus 로고    scopus 로고
    • The effective drive current in CMOS inverters
    • M. H. Na, E. J. Nowak, W. Haensch, and J. Cai, "The effective drive current in CMOS inverters," in IEDM Tech. Dig., 2002, pp. 121-124.
    • (2002) IEDM Tech. Dig , pp. 121-124
    • Na, M.H.1    Nowak, E.J.2    Haensch, W.3    Cai, J.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.