|
Volumn 52, Issue 10, 2005, Pages 2339-2342
|
Novel high-density low-power logic circuit techniques using DG devices
c
IBM
(United States)
|
Author keywords
CMOS logic; Double gate (DG) MOSFETs
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
COMPUTER SIMULATION;
GATES (TRANSISTOR);
MOSFET DEVICES;
NAND CIRCUITS;
DELAY EQUATIONS;
LOGIC FUNCTIONS;
NUMERICAL DEVICE SIMULATIONS;
LOGIC CIRCUITS;
|
EID: 33947158954
PISSN: 00189383
EISSN: None
Source Type: Journal
DOI: 10.1109/TED.2005.856191 Document Type: Article |
Times cited : (29)
|
References (8)
|